FAIRCHILD
SEMICONDUCTOR ™

74F640 • 74F645
Octal Bus Transceiver with 3-STATE Outputs

General Description

These devices are octal bus transceivers designed for asynchronous two-way data flow between the A and B busses. Both busses are capable of sinking 64 mA, have 3-STATE outputs, and a common output enable pin. The direction of data flow is determined by the transmit/receive (T/$\overline{R}$) input. The 74F645 is a high speed/low power version of the 74F245. The 74F640 is an inverting option of the 74F645.

Features

■ Designed for asynchronous two-way data flow between busses
■ Outputs sink 64 mA
■ Transmit/receive (T/$\overline{R}$) input controls the direction of data flow
■ 74F645 is a lower power, faster version of the 74F245
■ 74F640 is an inverting option of the 74F645

Ordering Code:

Order Number	Package Number	Package Description
74F640SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F640PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74F645PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol

Connection Diagram

DS010267   www.fairchildsemi.com

Unit Loading/Fan Out

| Pin Names	Description	U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
$\overline{OE}$	Output Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
T/$\overline{R}$	Transmit/Receive Input	1.0/1.0	20 µA/−0.6 mA
A_0–A_7	Side A Inputs or	3.5/0.667	70 µA/−0.4 mA
	3-STATE Outputs	600/106.6	−12 mA/64 mA
B_0–B_7	Side B Inputs or	3.5/0.667	70 µA/−0.4 mA
	3-STATE Outputs	600/106.6	−12 mA/64 mA

Functional Description

The output enable ($\overline{OE}$) is active LOW. If the device is disabled ($\overline{OE}$ HIGH), the outputs are in the high impedance state. The transmit/receive input (T/$\overline{R}$) controls whether data is transmitted from the A bus to the B bus or from the B bus to the A bus. When T/$\overline{R}$ is LOW, B data is sent to the A bus. If T/$\overline{R}$ is HIGH, A data is sent to the B bus.

Function Table

Inputs		Outputs	
$\overline{OE}$	T/$\overline{R}$	74F640	74F645
L	L	Bus $\overline{B}$ data to Bus A	Bus B data to Bus A
L	H	Bus $\overline{A}$ data to Bus B	Bus A data to Bus B
H	X	Z	Z

H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
Z = High Impedance State

Logic Diagram

74F640

74F645

Absolute Maximum Ratings(Note 1)

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +150°C
V_{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V_{CC} = 0V)	
Standard Output	−0.5V to V_{CC}
3-STATE Output	−0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Units	V_{CC}	Conditions
V_{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage			−1.2	V	Min	I_{IN} = −18 mA (Non I/O Pins)
V_{OH}	Output HIGH Voltage 10% V_{CC}	2.0			V	Min	I_{OH} = −15 mA (A_n, B_n)
V_{OL}	Output LOW Voltage 10% V_{CC}			0.55	V	Min	I_{OL} = 64 mA (A_n, B_n)
I_{IH}	Input HIGH Current			5.0	µA	Max	V_{IN} = 2.7V (Non I/O Pins)
I_{BVI}	Input HIGH Current Breakdown Test			7.0	µA	Max	V_{IN} = 7.0V (Non I/O Pins)
I_{BVIT}	Input HIGH Current Breakdown (I/O)			0.5	mA	Max	V_{IN} = 5.5V (A_n, B_n)
I_{CEX}	Output HIGH Leakage Current			50	µA	Max	V_{OUT} = V_{CC}
V_{ID}	Input Leakage Test	4.75			V	0.0	I_{ID} = 1.9 µA All Other Pins Grounded
I_{OD}	Output Leakage Circuit Current			3.75	µA	0.0	V_{IOD} = 150 mV All Other Pins Grounded
I_{IL}	Input LOW Current			−0.6	mA	Max	V_{IN} = 0.5V (Non I/O Pins)
$I_{IH} + I_{OZH}$	Output Leakage Current			70	µA	Max	V_{OUT} = 2.7V (A_n, B_n)
$I_{IL} + I_{OZL}$	Output Leakage Current			−650	µA	Max	V_{OUT} = 0.5V (A_n, B_n)
I_{OS}	Output Short-Circuit Current	−100		−225	mA	Max	V_{OUT} = 0V
I_{ZZ}	Bus Drainage Test			500	µA	0.0V	V_{OUT} = 5.25
I_{CCH}	Power Supply Current (74F640)			80	mA	Max	V_O = HIGH, V_{IN} = 0.2V
I_{CCL}	Power Supply Current (74F640)			80	mA	Max	V_O = LOW
I_{CCZ}	Power Supply Current (74F640)			96	mA	Max	V_O = HIGH Z
I_{CCH}	Power Supply Current (74F645)			65	mA	Max	V_O = HIGH
I_{CCL}	Power Supply Current (74F645)			80	mA	Max	V_O = LOW, V_{IN} = 0.2V
I_{CCZ}	Power Supply Current (74F645)			90	mA	Max	V_O = HIGH Z

AC Electrical Characteristics 74F640

Symbol	Parameter	$T_A = +25°C$ $V_{CC} = +5.0V$ $C_L = 50$ pF			$T_A = 0°C$ to $+70°C$ $V_{CC} = +5.0V$ $C_L = 50$ pF		Units
		Min	Typ	Max	Min	Max	
t_{PLH}	Propagation Delay	2.5		7.5	2.0	8.0	ns
t_{PHL}	A Input to B Output	2.0		7.0	2.0	7.0	
t_{PLH}	Propagation Delay	2.5		7.5	2.0	8.0	ns
t_{PHL}	B Input to A Output	2.0		7.0	2.0	7.0	
t_{PZH}	Enable Time	2.5		7.5	2.0	9.0	ns
t_{PZL}	$\overline{OE}$ Input to A Output	2.5		8.0	2.0	8.5	
t_{PHZ}	Disable Time	1.5		7.0	1.0	7.5	
t_{PLZ}	$\overline{OE}$ Input to A Output	1.5		6.0	1.5	6.0	
t_{PZH}	Enable Time	2.5		7.5	2.0	9.0	ns
t_{PZL}	$\overline{OE}$ Input to B Output	2.5		8.0	2.0	8.5	
t_{PHZ}	Disable Time	1.5		7.0	1.0	7.5	
t_{PLZ}	$\overline{OE}$ Input to B Output	1.5		6.0	1.5	6.0	

AC Electrical Characteristics 74F645

Symbol	Parameter	$T_A = +25°C$ $V_{CC} = +5.0V$ $C_L = 50$ pF			$T_A = 0°C$ to $+70°C$ $V_{CC} = +5.0V$ $C_L = 50$ pF		Units
		Min	Typ	Max	Min	Max	
t_{PLH}	Propagation Delay	1.5		6.0	1.5	7.0	ns
t_{PHL}	A Input to B Output	2.0		7.0	2.0	7.5	
t_{PLH}	Propagation Delay	1.5		6.0	1.5	7.0	ns
t_{PHL}	B Input to A Output	2.0		7.0	2.0	7.5	
t_{PZH}	Enable Time	2.5		8.0	2.0	9.0	ns
t_{PZL}	$\overline{OE}$ Input to A Output	2.5		8.5	2.0	8.5	
t_{PHZ}	Disable Time	1.5		7.0	1.0	8.0	
t_{PLZ}	$\overline{OE}$ Input to A Output	1.0		5.5	1.0	5.5	
t_{PZH}	Enable Time	2.5		7.5	2.0	9.5	ns
t_{PZL}	$\overline{OE}$ Input to B Output	2.5		8.5	2.5	9.0	
t_{PHZ}	Disable Time	1.5		6.5	1.0	7.5	
t_{PLZ}	$\overline{OE}$ Input to B Output	1.0		5.5	1.0	5.5	

Physical Dimensions inches (millimeters) unless otherwise noted

0.496 − 0.512
(12.598 − 13.005)

20 19 18 17 16 15 14 13 12 11

0.394 − 0.419
(10.008 − 10.643)

LEAD NO. 1
IDENT

1 2 3 4 5 6 7 8 9 10

30° TYP

0.010 MAX
(0.254)

0.291 − 0.299
(7.391 − 7.595)

0.010 − 0.029
(0.254 − 0.737) ×45°

8° MAX TYP
ALL LEADS

0.009 − 0.013
(0.229 − 0.330)
TYP ALL LEADS

0.004
(0.102)
ALL LEAD TIPS

0.016 − 0.050
(0.406 − 1.270)
TYP ALL LEADS

0.093 − 0.104
(2.362 − 2.642)

0.004 − 0.012
(0.102 − 0.305)

SEATING
PLANE

0.014
(0.356)

0.050
(1.270)
TYP

0.008 TYP
(0.203)

0.014 − 0.020 TYP
(0.356 − 0.508)

M20B (REV F)

20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
Package Number M20B

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.092 × 0.030
(2.337 × 0.762)
MAX DP

PIN NO. 1 IDENT

OPTION 1

0.280
(7.112)
MIN

0.300–0.320
(7.620–8.128)

0.065
(1.651)

95°± 5°

0.009–0.015
(0.229–0.381)
TYP

0.060 ±0.005
(1.524 ±0.127)

0.325 +0.040 −0.015
(8.255 +1.016 −0.381)

1.013–1.040
(25.73–26.42)

0.260 ±0.005
(6.604 ±0.127)

0.090
(2.286)

0.060
(1.524)
NOM

0.040
(1.016)
TYP

OPTION 2
4° (4X)

0.100 ±0.010
(2.540 ±0.254)

0.018 ±0.003
(0.457 ±0.076)

90°± 0.004°

0.130 0.005
(3.302 0.127)

0.145–0.200
(3.683–5.080)

0.020
(0.508)
MIN

0.125–0.140
(3.175–3.556)

0.032 ±0.005
(0.813 ±0.127)
RAD

PIN NO. 1 IDENT

OPTION 2

N20A (REV G)

20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Package Number N20A

LIFE SUPPORT POLICY

www.fairchildsemi.com