### FAIRCHILD

SEMICONDUCTOR

## 74F640 • 74F645 Octal Bus Transceiver with 3-STATE Outputs

#### **General Description**

These devices are octal bus transceivers designed for asynchronous two-way data flow between the A and B busses. Both busses are capable of sinking 64 mA, have 3-STATE outputs, and a common output enable pin. The direction of data flow is determined by the transmit/receive (T/ $\overline{R}$ ) input. The 74F645 is a high speed/low power version of the 74F245. The 74F640 is an inverting option of the 74F645.

#### Features

Designed for asynchronous two-way data flow between busses

July 1989

Revised August 1999


- Outputs sink 64 mA
- Transmit/receive (T/R) input controls the direction of data flow
- 74F645 is a lower power, faster version of the 74F245
- 74F640 is an inverting option of the 74F645

#### **Ordering Code:**


Order Number	Package Number	Package Description					
74F640SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide					
74F640PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					
74F645PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					
Dovices also available	Devices also available in Tana and Beal. Specify by appending the suffix latter "X" to the ordering code						

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

#### Logic Symbol



#### **Connection Diagram**



www.fairchildsemi.com

#### **Unit Loading/Fan Out**

Din Nama	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>	
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>	
OE	Output Enable Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA	
T/R	Transmit/Receive Input	1.0/1.0	20 µA/–0.6 mA	
A <sub>0</sub> –A <sub>7</sub>	Side A Inputs or	3.5/0.667	70 μA/–0.4 mA	
	3-STATE Outputs	600/106.6	–12 mA/64 mA	
B <sub>0</sub> –B <sub>7</sub>	Side B Inputs or	3.5/0.667	70 μA/–0.4 mA	
•	3-STATE Outputs	600/106.6	–12 mA/64 mA	

#### **Functional Description**

The output enable  $(\overline{OE})$  is active LOW. If the device is disabled ( $\overline{OE}$  HIGH), the outputs are in the high impedance state. The transmit/receive input (T/R) controls whether data is transmitted from the A bus to the B bus or from the B bus to the A bus. When T/R is LOW, B data is sent to the A bus. If  $T/\overline{R}$  is HIGH, A data is sent to the B bus.


#### **Function Table**


Inp	uts	Outputs				
OE	T/R	74F640	74F645			
L	L	Bus $\overline{B}$ data to Bus A	Bus B data to Bus A			
L	Н	Bus $\overline{A}$ data to Bus B	Bus A data to Bus B			
н	Х	Z	Z			

H = HIGH Voltage Level

L = LOW Voltage LevelX = Don't CareZ = High Impedance State

#### Logic Diagram





www.fairchildsemi.com

#### Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	-0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

# Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

74F640 • 74F645

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


#### **DC Electrical Characteristics**


Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
VIH	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA (Non I/O Pins)
V <sub>OH</sub>	Output HIGH 10% V <sub>CC</sub>	2.0			V	Min	$I_{OH} = -15 \text{ mA} (A_n, B_n)$
V <sub>OL</sub>	Output LOW 10% V <sub>CC</sub>			0.55	V	Min	I <sub>OL</sub> = 64 mA (A <sub>n</sub> , B <sub>n</sub> )
I <sub>IH</sub>	Input HIGH Current			5.0	μΑ	Max	V <sub>IN</sub> = 2.7V (Non I/O Pins)
I <sub>BVI</sub>	Input HIGH Current Breakdown Test			7.0	μΑ	Max	V <sub>IN</sub> = 7.0V (Non I/O Pins)
I <sub>BVIT</sub>	Input HIGH Current Breakdown (I/O)			0.5	mA	Max	$V_{IN} = 5.5V (A_n, B_n)$
ICEX	Output HIGH Leakage Current			50	μΑ	Max	V <sub>OUT</sub> = V <sub>CC</sub>
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	$I_{ID} = 1.9 \mu A$ All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
IIL	Input LOW Current			-0.6	mA	Max	V <sub>IN</sub> = 0.5V (Non I/O Pins)
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current			70	μΑ	Max	$V_{OUT} = 2.7V (A_n, B_n)$
$I_{IL} + I_{OZL}$	Output Leakage Current			-650	μΑ	Max	$V_{OUT} = 0.5V (A_n, B_n)$
I <sub>OS</sub>	Output Short-Circuit Current	-100		-225	mA	Max	$V_{OUT} = 0V$
I <sub>ZZ</sub>	Bus Drainage Test			500	μA	0.0V	V <sub>OUT</sub> = 5.25
I <sub>CCH</sub>	Power Supply Current (74F640)			80	mA	Max	$V_0 = HIGH, V_{IN} = 0.2V$
I <sub>CCL</sub>	Power Supply Current (74F640)	1		80	mA	Max	$V_0 = LOW$
I <sub>CCZ</sub>	Power Supply Current (74F640)			96	mA	Max	V <sub>O</sub> = HIGH Z
I <sub>CCH</sub>	Power Supply Current (74F645)	1		65	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current (74F645)	1		80	mA	Max	$V_0 = LOW, V_{IN} = 0.2V$
I <sub>CCZ</sub>	Power Supply Current (74F645)			90	mA	Max	V <sub>O</sub> = HIGH Z

			$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
Symbol	Parameter						
Symbol	Parameter						
		Min	Тур	Max	Min	Max	1
t <sub>PLH</sub>	Propagation Delay	2.5		7.5	2.0	8.0	
t <sub>PHL</sub>	A Input to B Output	2.0		7.0	2.0	7.0	ns
t <sub>PLH</sub>	Propagation Delay	2.5		7.5	2.0	8.0	
t <sub>PHL</sub>	B Input to A Output	2.0		7.0	2.0	7.0	ns
t <sub>PZH</sub>	Enable Time	2.5		7.5	2.0	9.0	ns
t <sub>PZL</sub>	OE Input to A Output	2.5		8.0	2.0	8.5	
t <sub>PHZ</sub>	Disable Time	1.5		7.0	1.0	7.5	-
t <sub>PLZ</sub>	OE Input to A Output	1.5		6.0	1.5	6.0	
t <sub>PZH</sub>	Enable Time	2.5		7.5	2.0	9.0	ns
t <sub>PZL</sub>	OE Input to B Output	2.5		8.0	2.0	8.5	
t <sub>PHZ</sub>	Disable Time	1.5		7.0	1.0	7.5	
t <sub>PLZ</sub>	OE Input to B Output	1.5		6.0	1.5	6.0	

## AC Electrical Characteristics 74F645

Symbol	Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$	
		Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.5		6.0	1.5	7.0	ns
t <sub>PHL</sub>	A Input to B Output	2.0		7.0	2.0	7.5	115
t <sub>PLH</sub>	Propagation Delay	1.5		6.0	1.5	7.0	ns
t <sub>PHL</sub>	B Input to A Output	2.0		7.0	2.0	7.5	115
t <sub>PZH</sub>	Enable Time	2.5		8.0	2.0	9.0	ns
t <sub>PZL</sub>	OE Input to A Output	2.5		8.5	2.0	8.5	
t <sub>PHZ</sub>	Disable Time	1.5		7.0	1.0	8.0	
t <sub>PLZ</sub>	OE Input to A Output	1.0		5.5	1.0	5.5	
t <sub>PZH</sub>	Enable Time	2.5		7.5	2.0	9.5	ns
t <sub>PZL</sub>	OE Input to B Output	2.5		8.5	2.5	9.0	
t <sub>PHZ</sub>	Disable Time	1.5		6.5	1.0	7.5	1
t <sub>PLZ</sub>	OE Input to B Output	1.0		5.5	1.0	5.5	





www.fairchildsemi.com

6

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com