
SCBS702C - AUGUST 1997 - REVISED SEPTEMBER 1999

- Compatible With IEEE Std 1194.1-1991 (BTL)
- LVTTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink 100 mA
- B-Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- High-Impedance State During Power Up and Power Down
- Selectable Clock Delay
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- BIAS V<sub>CC</sub> Minimizes Signal Distortion During Live Insertion/Withdrawal
- Packaged in Plastic High-Power Low-Profile Quad Flatpack





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS702C - AUGUST 1997 - REVISED SEPTEMBER 1999

#### description

The SN74FB1653 device contains an 8-bit and a 9-bit transceiver with a buffered clock. The clock and transceivers are designed to translate signals between LVTTL and BTL environments. It is specifically designed to be compatible with IEEE Std 1194.1-1991 (BTL).

The A port operates at LVTTL signal levels. The A outputs reflect the inverse of the data at the B port when the A-port output enable (OEA) is high. When OEA is low or when  $V_{CC}(5 \text{ V})$  is typically less than 2.5 V, the A outputs are in the high-impedance state.

The B port operates at BTL signal levels. The open-collector B ports are specified to sink 100 mA. Two output enables (OEB and  $\overline{OEB}$ ) are provided for the  $\overline{B}$  outputs. When OEB is low,  $\overline{OEB}$  is high, or  $V_{CC}(5 \text{ V})$  is typically less than 2.5 V, the  $\overline{B}$  port is turned off.

The clock-select inputs (2SEL1 and 2SEL2) are used to configure the TTL-to-BTL clock paths and delays. Refer to the Mux-Mode Delay table.

BIAS V<sub>CC</sub> establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V<sub>CC</sub>(5 V) is not connected.

 $\operatorname{BG}\operatorname{V}_{\operatorname{CC}}$  and  $\operatorname{BG}\operatorname{GND}$  are the supply inputs for the bias generator.

V<sub>REF</sub> is used to bypass the internal threshold reference voltage of the device. It is recommended that this pin be decoupled with a 0.1-µF capacitor.

Enhanced heat-dissipation techniques should be used when operating this device from: (a) AI to A0 at frequencies greater than 50 MHz, or (b) Al to B, or B to A0 at frequencies greater than 100 MHz.

The SN74FB1653 is characterized for operation from 0°C to 70°C.

#### **Function Tables**

#### **TRANSCEIVER**


	INP	UTS		FUNCTION			
OEA	OEA	OEB	OEB	FUNCTION			
Х	Χ	Н	L	A data to B bus			
L	Н	Χ	X	B data to A bus			
L	Н	Н	L	A data to B bus, B data to A bus			
Х	Χ	L	Х	D hus inclution			
Х	Χ	Χ	Н	B-bus isolation			
Н	Χ	Χ	Х	A hus isolation			
Х	L	X	X	A-bus isolation			

#### STORAGE MODE

INP	UTS	FUNCTION			
LE	CLK	FUNCTION			
Н	Х	Transparent			
L	$\uparrow$	Store data			
L	L	Storage			




# functional block diagram



SCBS702C - AUGUST 1997 - REVISED SEPTEMBER 1999

# functional block diagram (continued)



**MUX-MODE DELAY** 

INPUTS		DELAY PATH <sup>†</sup>		
2SEL1	2SEL2	EL2 2CLKAB TO 2CLKAB 2CLKAB TO 2CL		
L	L	No delay	No delay	
L	Н	No delay	Delay1	
Н	L	Delay2	Delay1	
Н	Н	Delay3	Delay1	

<sup>†</sup> Refer to delay1 through delay3 in the functional block diagram.



SCBS702C - AUGUST 1997 - REVISED SEPTEMBER 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range: V <sub>CC</sub> (5 V), BIAS V <sub>CC</sub> , BG V <sub>CC</sub>	–0.5 V to 7 V
V <sub>CC</sub> (3.3 V)	–0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> : Except B port	–1.2 V to 7 V
B port	–1.2 V to 3.5 V
Input clamp current, I <sub>IK</sub> : Except B port	–40 mA
B port	–18 mA
Voltage range applied to any $\overline{B}$ output in the disabled or power-off state	–0.5 V to 3.5 V
Voltage range applied to any output in the high state	–0.5 V to V <sub>CC</sub>
Current applied to any single output in the low state: A port	48 mA
B port	200 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1)	22°C/W
Storage temperature range, T <sub>stq</sub>	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> , BG V <sub>CC</sub> , BIAS V <sub>CC</sub>	CC, G V <sub>CC</sub> , Supply voltage IAS V <sub>CC</sub>		4.5	5	5.5	V
V <sub>CC</sub> (3.3 V)	Supply voltage		3	3.3	3.6	V
\/	High-level input voltage	B port	1.62		2.3	V
VIH		Except B port	2			
\/	Low-level input voltage	B port	0.75		1.47	V
VIL		Except B port			0.8	
ΙK	Input clamp current				-18	mA
ЮН	High-level output current	AO port			-3	mA
lo	Level and autorit annual	AO port			24	mA
lor	Low-level output current	B port			100	IIIA
TA	Operating free-air temperature		0		70	°C

NOTE 2: To ensure proper device operation, all unused inputs must be terminated as follows: control inputs to V<sub>CC</sub>(5 V) or GND, A inputs to V<sub>CC</sub>(5 V) only, and B inputs to GND only. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

SCBS702C - AUGUST 1997 - REVISED SEPTEMBER 1999

### electrical characteristics over recommended operating free-air temperature range

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
V	B port	$V_{CC}(5 \text{ V}) = 4.5 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2	V	
VIK	Except B port	$V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$	I <sub>I</sub> = -40 mA				V	
V	AO port	$V_{CC}(5 \text{ V}) = 4.5 \text{ V},$	I <sub>OH</sub> = -1 mA				V	
VOH	AO port	$V_{CC}(3.3 \text{ V}) = 3 \text{ V}$	$I_{OH} = -3 \text{ mA}$	2.5			V	
	AO port	$V_{CC}(5 \text{ V}) = 4.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3 \text{ V}$	I <sub>OL</sub> = 24 mA		0.35	0.5		
VOL	B port	$V_{CC}(5 \text{ V}) = 4.5 \text{ V},$	$I_{OL} = 80 \text{ mA}$	0.75		1.1	V	
	в роп	VCC(3.3  V) = 3  V	$I_{OL} = 100 \text{ mA}$		-1.2 -0.5  0.35 0.5  1.1 1.15 50 -50 -100 100 50 -50 -50 -50 -50 145 130			
II	Except B port	$V_{CC}(5 \text{ V}) = 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.6 \text{ V}$	V <sub>I</sub> = 5.5 V			50	μА	
I <sub>IH</sub> ‡	Except B port	$V_{CC}(5 \text{ V}) = 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.6 \text{ V}$	V <sub>I</sub> = 2.7 V			50	μА	
ı t	Except B port	$V_{CC}(5 \text{ V}) = 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.6 \text{ V}$	V <sub>I</sub> = 0.5 V	-50		-50	μΑ	
111_‡	B port	$V_{CC}(5 \text{ V}) = 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.6 \text{ V}$	V <sub>I</sub> = 0.75 V			-100	μА	
ЮН	B port	$V_{CC}(5 \text{ V}) = 0 \text{ to } 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.6 \text{ V}$	V <sub>O</sub> = 2.1 V			100	μА	
lozh	AO port	$V_{CC}(5 \text{ V}) = 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.6 \text{ V}$	V <sub>O</sub> = 2.7 V			50	μА	
lozL	AO port	$V_{CC}(5 \text{ V}) = 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.6 \text{ V}$	V <sub>O</sub> = 0.5 V			-50	μА	
lozpu	AO port	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			-50	μΑ	
lozpd	AO port	$V_{CC} = 2.1 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			-50	μΑ	
	Al port to B port	], ,5,0 55,,				145		
I <sub>CC</sub> (5 V)	B port to AO port	$V_{CC}(5 \text{ V}) = 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$	I <sub>O</sub> = 0		130		mA	
	Outputs disabled	100(0.0.1) 0.0 1				120	<u> </u>	
I <sub>CC</sub> (3.3 V)	B port to AO port	$V_{CC}(5 \text{ V}) = 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$	IO = 0			1	mA	
Ci	Control and AI inputs	V <sub>I</sub> = 0.5 V or 2.5 V			6.5		pF	
Co	AO port	V <sub>O</sub> = 0.5 V or 2.5 V			3.5		pF	
C <sub>io</sub>	B port per IEEE Std 1194.1-1991	$V_{CC}(5 \text{ V}) = 0 \text{ to } 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$				6.5	pF	

<sup>†</sup> All typical values are at  $V_{CC}(5 \text{ V}) = 5 \text{ V}$  and  $V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . ‡ For I/O ports, the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.



SCBS702C - AUGUST 1997 - REVISED SEPTEMBER 1999

# live-insertion specifications over recommended operating free-air temperature range

PARAMETER			TEST CONDITIONS			MAX	UNIT
ICC (BIAS VCC)		$V_{CC}(5 \text{ V}) = 0 \text{ to } 4.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$	$V_{B} = 0 \text{ to } 2 \text{ V},$ $V_{I} \text{ (BIAS V}_{CC}) = 4.5 \text{ V to } 5.5 \text{ V}$			450	
		$V_{CC}(5 \text{ V}) = 4.5 \text{ V to } 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$				10	μΑ
Vo	B port	$V_{CC}(5 \text{ V}) = 0,$ $V_{CC}(3.3 \text{ V}) = 0 \text{ V}$	V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 5 V		1.62	2.1	V
		$V_{CC}(5 \text{ V}) = 0,$ $V_{CC}(3.3 \text{ V}) = 0 \text{ V}$	V <sub>B</sub> = 1 V,	$V_{I}$ (BIAS $V_{CC}$ ) = 4.5 V to 5.5 V	-1		
IO	B port	$V_{CC}(5 \text{ V}) = 0 \text{ to } 5.5 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$	OEB = 0 to 0.8 V			100	μΑ
		$V_{CC}(5 \text{ V}) = 0 \text{ to } 2.2 \text{ V},$ $V_{CC}(3.3 \text{ V}) = 3.3 \text{ V}$	OEB = 0 to 5 V			100	

# timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
fclock	Clock frequency			90	MHz
	Pulse duration	LE high	3		ns
t <sub>W</sub>	Pulse duration	CLK high or low	3		
_	Al or B before	Al or B before LE↓	3.5		
t <sub>su</sub>	Setup time	Al or B before CLK↑	LE high     3       CLK high or low     3       Al or $\overline{B}$ before LE↓     3.5       Al or $\overline{B}$ before CLK↑     3.5       Al or $\overline{B}$ after LE↓     1	ns	
	Hold time	Al or <del>B</del> after LE↓	1		20
t <sub>h</sub>	Hold time	Al or B after CLK↑	0.7		ns

SCBS702C - AUGUST 1997 - REVISED SEPTEMBER 1999

# switching characteristics over recommended operating free-air temperature range, $V_{CC}(5~V)$ = 5 V $\pm$ 0.5 V and $V_{CC}(3.3~V)$ = 3.3 V (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
f <sub>max</sub>			90		MHz
tPLH	Al	<u> </u>	1.8	6.2	
tPHL	Al	B	2.9	6.6	ns
tPLH	LEAB	B	2.7	6.9	no
t <sub>PHL</sub>	LEAD	В	3.5	7.3	ns
tPLH	CLKAB	B	2.3	6.4	no
tPHL	CENAB	Ь	2.9	6.7	ns
tPLH	2CLKAB	2CL KAR	2.3	6	ne
tPHL	(no delay)	2CLKAB	2.9	6.7	ns
tPLH	2CLKAB	2 <del>CLKAB</del>	4.5	9.5	no
t <sub>PHL</sub>	(delay2)	2CLKAB		ns	
t <sub>PLH</sub>	2CLKAB	OOL KAD	9.3	15.4	
tPHL	(delay3)	2CLKAB	9.3	15.4	ns
t <sub>PLH</sub>	=	40	2	6.2 6.6 6.9 7.3 6.4 6.7 6 6.7 9.5 9.5 15.4 15.4 6.5 6.3 6.3 6.3 6.3 12.3 12.3 6.5 6.5	
t <sub>PHL</sub>	<del>-</del> B	AO	2	6.5	ns
t <sub>PLH</sub>	LEDA	40	1.8	6.3	
t <sub>PHL</sub>	LEBA	AO	1.8	6.3	ns
t <sub>PLH</sub>	CLKDA	40	1.8	6.3	
t <sub>PHL</sub>	CLKBA	AO	1.8 6.3	6.3	ns
t <sub>PLH</sub>	2CLKAB	2CLK	5.7	12.3	
tPHL	(delay1)	ZCLK	5.7	12.3	ns
tPLH	2 <mark>CLKAB</mark>	2CLK	2	6.5	
tPHL	(no delay)	ZCLK	2	6.5	ns
tPLH	050 w <del>050</del>	<u> </u>	2.6	7	
tPHL	OEB or OEB	B	2.6	7	ns
<sup>t</sup> PZH	054 054	A.C.	1.4	5.5	
t <sub>PZL</sub>	OEA or OEA	AO	1.4	5.5	ns
t <sub>PHZ</sub>	OEA or <del>OEA</del>	A.C.	1.4	6.5	
tPLZ	OEA OF OEA	AO	1.4	5.8	ns
A †	Pulse skew, AI to B or B to AO			6.6 6.9 7.3 6.4 6.7 6 6.7 9.5 9.5 15.4 15.4 6.5 6.3 6.3 6.3 12.3 12.3 6.5 6.5 6.5 6.5 1.6 1.8 1.5 1.4 1 1 1.5 4.6	ns
t <sub>sk(p)</sub> †	Pulse skew, 2CLKAB to 2CLK				113
*	Pulse skew, CLKAB to B or CLKBA to	AO		1.5	ns
<sup>t</sup> sk(p)	Pulse skew, CLKAB to 2CLKAB			1.4	115
t <sub>sk(HL)</sub> , t <sub>sk(LH)</sub> †	Pulse skew, AI to B or B to AO			1	ns
	Pulse skew, non-delayed mode for 2C	LKAB, CLKAB to AO		1	no
t <sub>sk(o)</sub> ‡	Pulse skew, non-delayed mode for 2C			1	ns
t <sub>sk(o)</sub> ‡	Pulse skew, non-delayed mode for 2C	LKAB, CLKAB to B and 2CLKAB		1.5	ns
	Transition time, B outputs (1.3 V to 1.8	3 V)	0.5	4.6	
t <sub>t</sub>	Transition time, AO outputs (10% to 90	0%)	0.4	4.2	ns
t <sub>PR</sub>	B-port input pulse rejection		1		ns

<sup>†</sup> Skew values are applicable for through mode only, with single-output switching.

<sup>‡</sup> Skew values are applicable for CLK mode only, with all outputs simultaneously switching high-to-low or low-to-high.



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: TTL inputs PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2.5 ns. BTL inputs PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  1 ns.  $t_f \leq$  1 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com