


# SN74FB1653

## 17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCIEVER WITH BUFFERED CLOCK LINE

SCBS702C – AUGUST 1997 – REVISED SEPTEMBER 1999

- Compatible With IEEE Std 1194.1-1991 (BTL)
- LVTTTL A Port, Backplane Transceiver Logic (BTL)  $\bar{B}$  Port
- Open-Collector  $\bar{B}$ -Port Outputs Sink 100 mA
- $\bar{B}$ -Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- High-Impedance State During Power Up and Power Down
- Selectable Clock Delay
- TTL-Input Structures Incorporate Active Clamping Networks to Aid in Line Termination
- BIAS  $V_{CC}$  Minimizes Signal Distortion During Live Insertion/Withdrawal
- Packaged in Plastic High-Power Low-Profile Quad Flatpack



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

# SN74FB1653

## 17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCEIVER

### WITH BUFFERED CLOCK LINE

SCBS702C – AUGUST 1997 – REVISED SEPTEMBER 1999

#### description

The SN74FB1653 device contains an 8-bit and a 9-bit transceiver with a buffered clock. The clock and transceivers are designed to translate signals between LVTTTL and BTL environments. It is specifically designed to be compatible with IEEE Std 1194.1-1991 (BTL).

The A port operates at LVTTTL signal levels. The A outputs reflect the inverse of the data at the  $\bar{B}$  port when the A-port output enable (OEA) is high. When OEA is low or when  $V_{CC}$ (5 V) is typically less than 2.5 V, the A outputs are in the high-impedance state.

The  $\bar{B}$  port operates at BTL signal levels. The open-collector  $\bar{B}$  ports are specified to sink 100 mA. Two output enables (OEB and  $\bar{OEB}$ ) are provided for the  $\bar{B}$  outputs. When OEB is low,  $\bar{OEB}$  is high, or  $V_{CC}$ (5 V) is typically less than 2.5 V, the  $\bar{B}$  port is turned off.

The clock-select inputs (2SEL1 and 2SEL2) are used to configure the TTL-to-BTL clock paths and delays. Refer to the *Mux-Mode Delay* table.

BIAS  $V_{CC}$  establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when  $V_{CC}$ (5 V) is not connected.

BG  $V_{CC}$  and BG GND are the supply inputs for the bias generator.

$V_{REF}$  is used to bypass the internal threshold reference voltage of the device. It is recommended that this pin be decoupled with a 0.1- $\mu$ F capacitor.

Enhanced heat-dissipation techniques should be used when operating this device from: (a) A1 to A0 at frequencies greater than 50 MHz, or (b) A1 to  $\bar{B}$ , or  $\bar{B}$  to A0 at frequencies greater than 100 MHz.

The SN74FB1653 is characterized for operation from 0°C to 70°C.

#### Function Tables

##### TRANSCEIVER

INPUTS				FUNCTION
$\bar{OEA}$	OEA	OEB	$\bar{OEB}$	
X	X	H	L	$\bar{A}$ data to B bus
L	H	X	X	$\bar{B}$ data to A bus
L	H	H	L	$\bar{A}$ data to B bus, $\bar{B}$ data to A bus
X	X	L	X	B-bus isolation
X	X	X	H	
H	X	X	X	A-bus isolation
X	L	X	X	


##### STORAGE MODE

INPUTS		FUNCTION
LE	CLK	
H	X	Transparent
L	$\uparrow$	Store data
L	L	Storage

SN74FB1653  
17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCIEVER  
WITH BUFFERED CLOCK LINE

SCBS702C – AUGUST 1997 – REVISED SEPTEMBER 1999


functional block diagram



SN74FB1653  
 17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCEIVER  
 WITH BUFFERED CLOCK LINE

SCBS702C – AUGUST 1997 – REVISED SEPTEMBER 1999

functional block diagram (continued)



MUX-MODE DELAY			
INPUTS		DELAY PATH†	
2SEL1	2SEL2	2CLKAB TO 2CLKAB	2CLKAB TO 2CLK
L	L	No delay	No delay
L	H	No delay	Delay1
H	L	Delay2	Delay1
H	H	Delay3	Delay1

† Refer to delay1 through delay3 in the functional block diagram.

SN74FB1653

# 17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCIEVER WITH BUFFERED CLOCK LINE

SCBS702C – AUGUST 1997 – REVISED SEPTEMBER 1999

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range: $V_{CC}(5\text{ V})$ , BIAS $V_{CC}$ , BG $V_{CC}$	–0.5 V to 7 V
$V_{CC}(3.3\text{ V})$	–0.5 V to 4.6 V
Input voltage range, $V_I$ : Except $\overline{B}$ port	–1.2 V to 7 V
$\overline{B}$ port	–1.2 V to 3.5 V
Input clamp current, $I_{IK}$ : Except $\overline{B}$ port	–40 mA
$\overline{B}$ port	–18 mA
Voltage range applied to any $\overline{B}$ output in the disabled or power-off state	–0.5 V to 3.5 V
Voltage range applied to any output in the high state	–0.5 V to $V_{CC}$
Current applied to any single output in the low state: A port	48 mA
$\overline{B}$ port	200 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1)	22°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
$V_{CC}$ , BG $V_{CC}$ , BIAS $V_{CC}$	Supply voltage	4.5	5	5.5	V
$V_{CC}(3.3\text{ V})$	Supply voltage	3	3.3	3.6	V
$V_{IH}$	High-level input voltage	$\overline{B}$ port 1.62		2.3	V
		Except $\overline{B}$ port 2			
$V_{IL}$	Low-level input voltage	$\overline{B}$ port 0.75		1.47	V
		Except $\overline{B}$ port		0.8	
$I_{IK}$	Input clamp current			–18	mA
$I_{OH}$	High-level output current		AO port	–3	mA
$I_{OL}$	Low-level output current		AO port	24	mA
			$\overline{B}$ port	100	
$T_A$	Operating free-air temperature	0		70	°C

NOTE 2: To ensure proper device operation, all unused inputs must be terminated as follows: control inputs to  $V_{CC}(5\text{ V})$  or GND, A inputs to  $V_{CC}(5\text{ V})$  only, and B inputs to GND only. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



**SN74FB1653**  
**17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCEIVER**  
**WITH BUFFERED CLOCK LINE**

SCBS702C – AUGUST 1997 – REVISED SEPTEMBER 1999

**electrical characteristics over recommended operating free-air temperature range**

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
$V_{IK}$	$\overline{B}$ port	$V_{CC}(5\text{ V}) = 4.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3.3\text{ V}$	$I_I = -18\text{ mA}$			-1.2	V
	Except $\overline{B}$ port		$I_I = -40\text{ mA}$			-0.5	V
$V_{OH}$	AO port	$V_{CC}(5\text{ V}) = 4.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3\text{ V}$	$I_{OH} = -1\text{ mA}$				V
			$I_{OH} = -3\text{ mA}$	2.5			
$V_{OL}$	AO port	$V_{CC}(5\text{ V}) = 4.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3\text{ V}$	$I_{OL} = 24\text{ mA}$	0.35		0.5	V
	$\overline{B}$ port	$V_{CC}(5\text{ V}) = 4.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3\text{ V}$	$I_{OL} = 80\text{ mA}$	0.75		1.1	
			$I_{OL} = 100\text{ mA}$			1.15	
$I_I$	Except $\overline{B}$ port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_I = 5.5\text{ V}$			50	$\mu\text{A}$
$I_{IH}^\ddagger$	Except $\overline{B}$ port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_I = 2.7\text{ V}$			50	$\mu\text{A}$
$I_{IL}^\ddagger$	Except $\overline{B}$ port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_I = 0.5\text{ V}$			-50	$\mu\text{A}$
	$\overline{B}$ port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_I = 0.75\text{ V}$			-100	
$I_{OH}$	$\overline{B}$ port	$V_{CC}(5\text{ V}) = 0\text{ to }5.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_O = 2.1\text{ V}$			100	$\mu\text{A}$
$I_{OZH}$	AO port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_O = 2.7\text{ V}$			50	$\mu\text{A}$
$I_{OZL}$	AO port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3.6\text{ V}$	$V_O = 0.5\text{ V}$			-50	$\mu\text{A}$
$I_{OZPU}$	AO port	$V_{CC} = 0\text{ to }2.1\text{ V}$ , $V_O = 0.5\text{ V to }2.7\text{ V}$				-50	$\mu\text{A}$
$I_{OZPD}$	AO port	$V_{CC} = 2.1\text{ V to }0$ , $V_O = 0.5\text{ V to }2.7\text{ V}$				-50	$\mu\text{A}$
$I_{CC}(5\text{ V})$	AI port to $\overline{B}$ port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3.3\text{ V}$	$I_O = 0$			145	mA
	$\overline{B}$ port to AO port					130	
	Outputs disabled					120	
$I_{CC}(3.3\text{ V})$	$\overline{B}$ port to AO port	$V_{CC}(5\text{ V}) = 5.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3.3\text{ V}$	$I_O = 0$			1	mA
$C_i$	Control and AI inputs	$V_I = 0.5\text{ V or }2.5\text{ V}$			6.5		pF
$C_o$	AO port	$V_O = 0.5\text{ V or }2.5\text{ V}$			3.5		pF
$C_{io}$	$\overline{B}$ port per IEEE Std 1194.1-1991	$V_{CC}(5\text{ V}) = 0\text{ to }5.5\text{ V}$ , $V_{CC}(3.3\text{ V}) = 3.3\text{ V}$				6.5	pF

† All typical values are at  $V_{CC}(5\text{ V}) = 5\text{ V}$  and  $V_{CC}(3.3\text{ V}) = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For I/O ports, the parameters  $I_{IH}$  and  $I_{IL}$  include the off-state output current.

SN74FB1653

# 17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCIEVER WITH BUFFERED CLOCK LINE

SCBS702C – AUGUST 1997 – REVISED SEPTEMBER 1999

## live-insertion specifications over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
I <sub>CC</sub> (BIAS V <sub>CC</sub> )		V <sub>CC</sub> (5 V) = 0 to 4.5 V, V <sub>CC</sub> (3.3 V) = 3.3 V	V <sub>B</sub> = 0 to 2 V,            V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V	450		μA
		V <sub>CC</sub> (5 V) = 4.5 V to 5.5 V, V <sub>CC</sub> (3.3 V) = 3.3 V		10		
V <sub>O</sub>	$\overline{\text{B}}$ port	V <sub>CC</sub> (5 V) = 0, V <sub>CC</sub> (3.3 V) = 0 V	V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 5 V	1.62	2.1	V
I <sub>O</sub>	$\overline{\text{B}}$ port	V <sub>CC</sub> (5 V) = 0, V <sub>CC</sub> (3.3 V) = 0 V	V <sub>B</sub> = 1 V,            V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 4.5 V to 5.5 V	−1		μA
		V <sub>CC</sub> (5 V) = 0 to 5.5 V, V <sub>CC</sub> (3.3 V) = 3.3 V	OEB = 0 to 0.8 V	100		
		V <sub>CC</sub> (5 V) = 0 to 2.2 V, V <sub>CC</sub> (3.3 V) = 3.3 V	OEB = 0 to 5 V	100		

## timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency		90		MHz
t <sub>w</sub>	Pulse duration	LE high	3		ns
		CLK high or low	3		
t <sub>su</sub>	Setup time	AI or $\overline{B}$ before LE↓	3.5		ns
		AI or $\overline{B}$ before CLK↑	3.5		
t <sub>h</sub>	Hold time	AI or $\overline{B}$ after LE↓	1		ns
		AI or $\overline{B}$ after CLK↑	0.7		

# SN74FB1653

## 17-BIT LVTTTL/BTL UNIVERSAL STORAGE TRANSCEIVER

### WITH BUFFERED CLOCK LINE

SCBS702C – AUGUST 1997 – REVISED SEPTEMBER 1999

switching characteristics over recommended operating free-air temperature range,  
 $V_{CC}(5\text{ V}) = 5\text{ V} \pm 0.5\text{ V}$  and  $V_{CC}(3.3\text{ V}) = 3.3\text{ V}$  (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
f <sub>max</sub>			90		MHz
t <sub>PLH</sub>	AI	$\overline{B}$	1.8	6.2	ns
t <sub>PHL</sub>			2.9	6.6	
t <sub>PLH</sub>	LEAB	$\overline{B}$	2.7	6.9	ns
t <sub>PHL</sub>			3.5	7.3	
t <sub>PLH</sub>	CLKAB	$\overline{B}$	2.3	6.4	ns
t <sub>PHL</sub>			2.9	6.7	
t <sub>PLH</sub>	2CLKAB (no delay)	$2\overline{CLKAB}$	2.3	6	ns
t <sub>PHL</sub>			2.9	6.7	
t <sub>PLH</sub>	2CLKAB (delay2)	$2\overline{CLKAB}$	4.5	9.5	ns
t <sub>PHL</sub>			4.5	9.5	
t <sub>PLH</sub>	2CLKAB (delay3)	$2\overline{CLKAB}$	9.3	15.4	ns
t <sub>PHL</sub>			9.3	15.4	
t <sub>PLH</sub>	$\overline{B}$	AO	2	6.5	ns
t <sub>PHL</sub>			2	6.5	
t <sub>PLH</sub>	LEBA	AO	1.8	6.3	ns
t <sub>PHL</sub>			1.8	6.3	
t <sub>PLH</sub>	CLKBA	AO	1.8	6.3	ns
t <sub>PHL</sub>			1.8	6.3	
t <sub>PLH</sub>	$2\overline{CLKAB}$ (delay1)	2CLK	5.7	12.3	ns
t <sub>PHL</sub>			5.7	12.3	
t <sub>PLH</sub>	$2\overline{CLKAB}$ (no delay)	2CLK	2	6.5	ns
t <sub>PHL</sub>			2	6.5	
t <sub>PLH</sub>	OEB or $\overline{OEB}$	$\overline{B}$	2.6	7	ns
t <sub>PHL</sub>			2.6	7	
t <sub>PZH</sub>	OEA or $\overline{OEA}$	AO	1.4	5.5	ns
t <sub>PZL</sub>			1.4	5.5	
t <sub>PHZ</sub>	OEA or $\overline{OEA}$	AO	1.4	6.5	ns
t <sub>PLZ</sub>			1.4	5.8	
t <sub>sk(p)</sub> <sup>†</sup>	Pulse skew, AI to $\overline{B}$ or $\overline{B}$ to AO		1.6		ns
	Pulse skew, $2\overline{CLKAB}$ to 2CLK		1.8		
t <sub>sk(p)</sub>	Pulse skew, CLKAB to $\overline{B}$ or CLKBA to AO		1.5		ns
	Pulse skew, CLKAB to $2\overline{CLKAB}$		1.4		
t <sub>sk(HL), t<sub>sk(LH)</sub>†</sub>	Pulse skew, AI to $\overline{B}$ or $\overline{B}$ to AO		1		ns
t <sub>sk(o)</sub> <sup>‡</sup>	Pulse skew, non-delayed mode for $2\overline{CLKAB}$ , CLKAB to AO		1		ns
	Pulse skew, non-delayed mode for $2\overline{CLKAB}$ , CLKAB to $\overline{B}$ and $2\overline{CLKAB}$		1		
t <sub>sk(o)</sub> <sup>‡</sup>	Pulse skew, non-delayed mode for $2\overline{CLKAB}$ , CLKAB to $\overline{B}$ and $2\overline{CLKAB}$		1.5		ns
t <sub>t</sub>	Transition time, $\overline{B}$ outputs (1.3 V to 1.8 V)		0.5	4.6	ns
	Transition time, AO outputs (10% to 90%)		0.4	4.2	
t <sub>PR</sub>	$\overline{B}$ -port input pulse rejection		1		ns

$^{\dagger}$  Skew values are applicable for through mode only, with single-output switching.


$^{\ddagger}$  Skew values are applicable for CLK mode only, with all outputs simultaneously switching high-to-low or low-to-high.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



## PARAMETER MEASUREMENT INFORMATION



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: TTL inputs –  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5$  ns,  $t_f \leq 2.5$  ns. BTL inputs –  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 1$  ns,  $t_f \leq 1$  ns.  
 D. The outputs are measured one at a time with one transition per measurement.

**Figure 1. Load Circuits and Voltage Waveforms**

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

[www.AllDataSheet.com](http://www.AllDataSheet.com)

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

[www.AllDataSheet.com](http://www.AllDataSheet.com)