
- Compatible With IEEE Std 1194.1-1991 (BTL)
- TTL A Port, Backplane Transceiver Logic (BTL) B Port
- Open-Collector B-Port Outputs Sink 100 mA
- Isolated Logic-Ground and Bus-Ground Pins Reduce Noise
- BIAS V_{CC} Pin Minimizes Signal Distortion During Live Insertion or Withdrawal

- High-Impedance State During Power Up and Power Down
- B-Port Biasing Network Preconditions the Connector and PC Trace to the BTL High-Level Voltage
- TTL Input Structures Incorporate Active Clamping to Aid in Line Termination
- Packaged in Plastic Quad Flatpack





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCBS172I - NOVEMBER 1991 - REVISED SEPTEMBER 1999

description

The SN74FB2041A device is a 7-bit transceiver designed to translate signals between TTL and backplane transceiver logic (BTL) environments. It is specifically designed to be compatible with IEEE Std 1194.1-1991.

The \overline{B} port operates at BTL signal levels. The open-collector \overline{B} ports are specified to sink 100 mA. Two output enables (OEB and \overline{OEB}) are provided for the \overline{B} outputs. When OEB is high and \overline{OEB} is low, the \overline{B} port is active and reflects the inverse of the data present at the A-input pins. When OEB is low, \overline{OEB} is high, or V_{CC} is less than 2.1 V, the \overline{B} port is turned off. The enable/disable logic partitions the device as two 3-bit sections and one 1-bit section.

The A port operates at TTL signal levels and has split input and output pins. The A outputs reflect the inverse of the data at the \overline{B} port when the A-port output enable (OEA) is high. When OEA is low or when V_{CC} is less than 2.1 V, the A outputs are in the high-impedance state.

Pins are allocated for the four-wire IEEE Std 1149.1 (JTAG) test bus. TMS and TCK are not connected and TDI is shorted to TDO.

BIAS V_{CC} establishes a voltage between 1.62 V and 2.1 V on the BTL outputs when V_{CC} is not connected.


The SN74FB2041A is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

	INPUTS						
OEB	OEB	OEA	FUNCTION				
L	Χ	L	Isolation				
Х	Н	L	isolation				
L	X	Н	5				
Х	Н	Н	B data to AO bus				
Н	L	L	Al data to B bus				
Н	L	Н	Al data to B bus, B data to AO bus				




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

functional block diagram





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I : Except B port	
B port	–1.2 V to 3.5 V
Voltage range applied to any \overline{B} output in the disabled or power-off state, V_0	
Voltage range applied to any output in the high state, Vo: A port	0.5 V to V _{CC}
Input clamp current, I _{IK} : Except B port	—40 mA
B port	–18 mA
Current applied to any single output in the low state, IO: A port	48 mA
\overline{B} port	200 mA
Package thermal impedance, θ _{JA} (see Note 1)	44°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 2)

			MIN	NOM	MAX	UNIT	
V _{CC} , BIAS V _{CC} , BG V _{CC}	Supply voltage		4.5	5	5.5	٧	
VIH	High level input valtage	B port	1.62		2.3		
	High-level input voltage	Except B port	2			V	
V _{IL}	Low level input voltage	B port	0.75		1.47	V	
	Low-level input voltage Except B port				0.8	V	
I _{IK} Input clamp current					-18	mA	
I _{ОН}	High-level output current	AO port			-3	mA	
lOL	Low lovel output ourrent	AO port			24	mA	
	Low-level output current B port				100	IIIA	
TA	T _A Operating free-air temperature		0		70	°C	

NOTE 2: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCBS172I - NOVEMBER 1991 - REVISED SEPTEMBER 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			TYP [†]	MAX	UNIT	
VIK	B port	V _{CC} = 4.5 V,	$I_{I} = -18 \text{ mA}$			-1.2	V	
VIK	Except B port	V _{CC} = 4.5 V,	$I_I = -40 \text{ mA}$			-0.5	V	
VOH	AO port	V _{CC} = 4.5 V	I _{OH} = -1 mA				V	
			$I_{OH} = -3 \text{ mA}$	2.5	3.3		v	
VOL	AO port	V _{CC} = 4.5 V	$I_{OL} = 20 \text{ mA}$					
	AO poit	VCC = 4.5 V	I _{OL} = 24 mA		0.35	0.5	V	
	B port	V _{CC} = 4.5 V	I _{OL} = 80 mA	0.75		1.1	V	
	Броп	VCC = 4.5 V	$I_{OL} = 100 \text{ mA}$			1.15		
Ц	Except B port	$V_{CC} = 5.5 \text{ V},$	V _I = 5.5 V			50	μΑ	
I _{IH} ‡	Except B port	$V_{CC} = 5.5 V$,	$V_{I} = 2.7 V$			50	μΑ	
. +	Except B port	V _{CC} = 5.5 V,	V _I = 0.5 V			-50		
I _{IL} ‡	B port	V _{CC} = 5.5 V,	V _I = 0.75 V			-100	μΑ	
loн	B port	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	V _O = 2.1 V			100	μΑ	
lozh	AO port	V _{CC} = 5.5 V,	V _O = 2.7 V			50	μΑ	
lozL	AO port	V _{CC} = 5.5 V,	V _O = 0.5 V			-50	μΑ	
lozpu	AO port	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$	V _O = 0.5 V to 2.7 V			50	μΑ	
lozpd	AO port	$V_{CC} = 2.1 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to } 2.7 \text{ V}$			-50	μΑ	
IOS§	AO port	V _{CC} = 5.5 V,	V _O = 0	-30		-180	mA	
	Al port to B port	V 55V	1 0			45	mA	
Icc	B port to AO port	$V_{CC} = 5.5 \text{ V},$	IO = 0			65	mA	
0.	Al port	V ₁ = 0.5 V or 2.5 V		V: 0 E V oz 2 E V		3		
Ci	Control inputs				3		pF	
Co	AO port	V _O = 0.5 V or 2.5 V			5.5		pF	
	B port	V _{CC} = 0 to 4.5 V			5	pF		
C _{io}	per IEEE Std 1194.1-1991	V _{CC} = 4.5 V to 5.5 V				5	pΓ	

live-insertion specifications over recommended operating free-air temperature range

PAR	AMETER	TEST CONDITIONS			MIN	MAX	UNIT
I _{CC} (BIAS V _{CC})		V _{CC} = 0 to 4.5 V	\/= - 0 +0 2 \/	V _I (BIAS V _{CC}) = 4.5 V to 5.5 V		450	μA
		V _{CC} = 4.5 V to 5.5 V	$V_{B} = 0 \text{ to } 2 \text{ V},$ $V_{I} \text{ (I)}$			10	μΑ
Vo	B port	$V_{CC} = 0$,	V _I (BIAS V _{CC}) = 5 V		1.62	2.1	V
		$V_{CC} = 0$,	$V_B = 1 V$,	V_I (BIAS V_{CC}) = 4.5 V to 5.5 V	-1		
IO B port		$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	OEB = 0 to 0.8 V			100	μΑ
		$V_{CC} = 0 \text{ to } 2.2 \text{ V},$	OEB = 0 to 5 V			100	




[†] All typical values are at V_{CC} = 5 V, T_A = 25°C.
‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.
§ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			MIN	MAX	UNIT
			MIN	TYP	MAX			
^t PLH	Al	B	2.3	3.9	5.1	2	5.6	ns
^t PHL	Al	В	2.6	4.1	5	2.5	5.3	
^t PLH	ωI	AO	2	3.6	4.8	1.7	5.3	ns
^t PHL	В	AO	2.3	3.8	4.9	2	6.4	115
^t PLH	OEB	B	3	4.6	5.8	2.6	6.3	ns
^t PHL			3.1	4.7	6	3.1	6.2	
^t PLH	050	B	2.7	4.3	5.6	2.6	5.8	ns
t _{PHL}	OEB	R	2.7	4.2	5.3	2.5	6.4	115
^t PZH	OEA	AO	1.5	3.2	5.2	1.5	5.2	ns
t _{PZL}	OLA	AO	1.1	2.8	5	1	5	115
^t PHZ	OEA	AO	1	2.4	3.9	1	4.2	ns
tPLZ	OLA		2.2	3.8	5.6	1.7	5.8	115
t _{sk(p)} †	Pulse skew, Al to \overline{B} or \overline{B} to AO			0.5				ns
t _{sk(o)} †	Pulse skew, Al to B or B to AO			0.4				ns
	Rise time, 1.3 V to 1.8 V, \overline{B} outputs Fall time, 1.8 V to 1.3 V, \overline{B} outputs		1	1.6	2.4	1	2.5	
t _t			1	1.4	2.3	1	2.4	ns
t(pr)	B-port input pulse rejection		1			1		ns

[†] Skew values are applicable for through mode only.

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: TTL inputs: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com