

# SN54GTL1655, SN74GTL1655 16-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

- **Members of the Texas Instruments Widebus™ Family**
- **UBT™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode**
- **Translate Between GTL/GTL+ Signal Level and LVTTL Logic Levels**
- **High-Drive (100 mA), Low-Output-Impedance (12 Ω) Bus Transceiver (B Port)**
- **Edge-Rate-Control Input Configures the B-Port Output Rise and Fall Times**
- **I<sub>off</sub>, Power-Up 3-State, and BIAS V<sub>CC</sub> Support Live Insertion**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors on A Port**
- **Distributed V<sub>CC</sub> and GND-Pin Configuration Minimizes High-Speed Switching Noise**
- **Package Options Include Thin Shrink Small-Outline (DGG) and Ceramic Quad Flat (HV) Packages**

## description

The 'GTL1655 devices are high-drive (100 mA), low-output-impedance (12 Ω) 16-bit universal bus transceivers (UBT) that provide LVTTL-to-GTL/GTL+ and GTL/GTL+-to-LVTTL signal-level translation. They are partitioned as two 8-bit transceivers and combine D-type flip-flops and D-type latches to allow for transparent, latched, and clocked modes of data transfer similar to the '16501 function. These devices provide an interface between cards operating at LVTTL logic levels and a backplane operating at GTL/GTL+ signal levels. Higher-speed operation is a direct result of the reduced output swing (<1 V), reduced input threshold levels and output edge control (OEC™). The high drive is suitable for driving double-terminated low-impedance backplanes using incident-wave switching.

## SN74GTL1655 . . . DGG PACKAGE (TOP VIEW)

1OEAB	1	64	CLK
1OEBA	2	63	1LEAB
V <sub>CC</sub>	3	62	1LEBA
1A1	4	61	V <sub>ERC</sub>
GND	5	60	GND
1A2	6	59	1B1
1A3	7	58	1B2
GND	8	57	GND
1A4	9	56	1B3
GND	10	55	1B4
1A5	11	54	1B5
GND	12	53	GND
1A6	13	52	1B6
1A7	14	51	1B7
V <sub>CC</sub>	15	50	V <sub>CC</sub>
1A8	16	49	1B8
2A1	17	48	2B1
GND	18	47	GND
2A2	19	46	2B2
2A3	20	45	2B3
GND	21	44	GND
2A4	22	43	2B4
2A5	23	42	2B5
GND	24	41	V <sub>REF</sub>
2A6	25	40	2B6
GND	26	39	GND
2A7	27	38	2B7
V <sub>CC</sub>	28	37	2B8
2A8	29	36	BIAS V <sub>CC</sub>
GND	30	35	2LEAB
2OEAB	31	34	2LEBA
2OEBA	32	33	OE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, UBT, and OEC are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1999, Texas Instruments Incorporated

# SN54GTL1655, SN74GTL1655

## 16-BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

---

#### description (continued)

The user has the flexibility of using this device at either GTL ( $V_{TT} = 1.2\text{ V}$  and  $V_{REF} = 0.8\text{ V}$ ) or the preferred higher noise margin GTL+ ( $V_{TT} = 1.5\text{ V}$  and  $V_{REF} = 1\text{ V}$ ) signal levels. GTL+ is the Texas Instruments derivative of the Gunning transceiver logic (GTL) JEDEC standard JESD 8-3. The B port normally operates at GTL or GTL+ signal levels, while the A-port and control inputs are compatible with LVTTL logic levels but are not 5-V tolerant.  $V_{REF}$  is the reference input voltage for the B port.

These devices are uniquely partitioned as two 8-bit transceivers with individual latch timing and output signals, but with a common clock and output enable inputs for both transceiver words.

Data flow for each word is determined by the respective latch enables ( $\overline{xLEAB}$  and  $\overline{xLEBA}$ ), output enables ( $\overline{xOEAB}$  and  $\overline{xOEBA}$ ), and clock (CLK). The output enables ( $\overline{1OEAB}$ ,  $\overline{1OEBA}$ ,  $\overline{2OEAB}$ , and  $\overline{2OEBA}$ ) control byte 1 and byte 2 data for the A-to-B and B-to-A directions, respectively.

For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB transitions low, the A data is latched independent of CLK high or low. If LEAB is low, the A data is registered on the CLK low-to-high transition. When  $\overline{OEAB}$  is low, the outputs are active. With  $\overline{OEAB}$  high, the outputs are in the high-impedance state.

Data flow for the B-to-A direction is identical, but uses  $\overline{OEBA}$ , LEBA, and CLK. Note that CLK is common to both directions and both 8-bit words.  $\overline{OE}$  is also common and is used to disable all I/O ports simultaneously.

The 'GTL1655 is featured with adjustable edge-rate control ( $V_{ERC}$ ). Changing  $V_{ERC}$  input voltage between GND and  $V_{CC}$  adjusts the B-port output rise and fall times. This allows the designer to optimize for various loading conditions.

These devices are fully specified for live-insertion applications using  $I_{off}$ , power-up 3-state, and BIAS  $V_{CC}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS  $V_{CC}$  circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry holds unused or undriven LVTTL inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

The SN54GTL1655 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74GTL1655 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

# SN54GTL1655, SN74GTL1655 16-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

SN54GTL1655 . . . HV PACKAGE  
(TOP VIEW)



# SN54GTL1655, SN74GTL1655

## 16-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

#### Function Tables

FUNCTION†

INPUTS				OUTPUT B	MODE
OEAB	LEAB	CLK	A		
H	X	X	X	Z	Isolation
L	H	X	L	L	Transparent
L	H	X	H	H	Transparent
L	L	↑	L	L	Registered
L	L	↑	H	H	Registered
L	L	H	X	B <sub>0</sub> ‡	Previous State
L	L	L	X	B <sub>0</sub> §	Previous State

† A-to-B data flow is shown. B-to-A flow is similar, but uses OEBA, LEBA, and CLK.

‡ Output level before the indicated steady-state input conditions were established, provided that CLK was high before LEAB went low

§ Output level before the indicated steady-state input conditions were established

OUTPUT ENABLE

INPUTS			OUTPUTS	
OE	OEAB	OEBA	A PORT	B PORT
L	L	L	Active	Active
L	L	H	Z	Active
L	H	L	Active	Z
L	H	H	Z	Z
H	X	X	Z	Z


B-PORT EDGE-RATE CONTROL (VERC)

INPUT VERC		OUTPUT B PORT EDGE RATE
LOGIC LEVEL	NOMINAL VOLTAGE	
H	V <sub>CC</sub>	Slow
L	GND	Fast

# SN54GTL1655, SN74GTL1655 16-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

## logic diagram (positive logic)



Pin numbers shown are for the DGG package.


# SN54GTL1655, SN74GTL1655

## 16-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

#### logic diagram (positive logic) (continued)



Pin numbers shown are for the DGG package.

SN54GTL1655, SN74GTL1655  
16-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS  
WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage range, $V_{CC}$ , BIAS $V_{CC}$	–0.5 V to 4.6 V
Input voltage range, $V_I$ (see Note 1): A-port and control pins	–0.5 V to 4.6 V
B port, $V_{ERC}$ , and $V_{REF}$	–0.5 V to 4.6 V
Voltage range applied to any output in the high or power-off state, $V_O$	
(see Note 1): A port	–0.5 V to 4.6 V
B port	–0.5 V to 4.6 V
Current into any output in the low state, $I_O$ : A port	48 mA
B port	200 mA
Current into any A-port output in the high state, $I_O$ (see Note 2)	48 mA
Continuous current through each $V_{CC}$ or GND	±100 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3)	55°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  3. The package thermal impedance is calculated in accordance with JESD 51.



# SN54GTL1655, SN74GTL1655

## 16-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

#### recommended operating conditions (see Notes 4 through 6)

			SN54GTL1655			SN74GTL1655			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
BIAS $V_{CC}$	Supply voltage		3	3.3	3.6	3	3.3	3.6	V
$V_{TT}$	Termination voltage	GTL	1.14	1.2	1.26	1.14	1.2	1.26	V
		GTL+	1.35	1.5	1.65	1.35	1.5	1.65	
$V_{REF}$	Supply voltage	GTL	0.74	0.8	0.87	0.74	0.8	0.87	V
		GTL+	0.87	1	1.1	0.87	1	1.1	
$V_I$	Input voltage	B port	0	$V_{TT}$		0	$V_{TT}$		V
		Except B port	0	$V_{CC}$		0	$V_{CC}$		
$V_{IH}$	High-level input voltage	B port	$V_{REF}+50\text{ mV}$			$V_{REF}+50\text{ mV}$			V
		VERC	$V_{CC}-0.6$	$V_{CC}$	$V_{CC}-0.6$	$V_{CC}$			
		Except B port and ERC	2			2			
$V_{IL}$	Low-level input voltage	B port	$V_{REF}-50\text{ mV}$			$V_{REF}-50\text{ mV}$			V
		VERC	GND		0.6	GND		0.6	
		Except B port and ERC	0.8			0.8			
$I_{IK}$	Input clamp current		-18			-18			mA
$I_{OH}$	High-level output current	A port				-24			mA
$I_{OL}$	Low-level output current	A port				24			mA
		B port				100			
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200			200			$\mu\text{s/V}$
$T_A$	Operating free-air temperature		-55 125			-40 85			$^{\circ}\text{C}$

- NOTES: 4. All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
5. Normal connection sequence is GND first, BIAS  $V_{CC} = 3.3\text{ V}$  second, and  $V_{CC} = 3.3\text{ V}$ , I/O, control inputs,  $V_{TT}$  and  $V_{REF}$  (any order) last. However, if the B-port I/O precharge is not required, the acceptable connection sequence is GND first and  $V_{CC} = 3.3\text{ V}$ , BIAS  $V_{CC} = 3.3\text{ V}$ , I/O, control inputs,  $V_{TT}$  and  $V_{REF}$  (any order) last. When  $V_{CC}$  is connected, the BIAS  $V_{CC}$  circuitry is disabled.
6.  $V_{TT}$  and  $R_{TT}$  can be adjusted to accommodate backplane impedances as long as they do not exceed the DC absolute  $I_{OL}$  ratings. Similarly,  $V_{REF}$  can be adjusted to optimize noise margins, but normally is  $2/3 V_{TT}$ .



# SN54GTL1655, SN74GTL1655

## 16-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

**electrical characteristics over recommended operating free-air temperature range,  $V_{REF} = 1$  V and  $V_{TT} = 1.5$  V (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		SN54GTL1655			SN74GTL1655			UNIT
				MIN	TYP†	MAX	MIN	TYP†	MAX	
V <sub>IK</sub>		V <sub>CC</sub> = 3 V, I <sub>I</sub> = −18 mA		−1.2			−1.2			V
V <sub>OH</sub>	A port	V <sub>CC</sub> = 3 V to 3.6 V, I <sub>OH</sub> = −100 μA		V <sub>CC</sub> −0.2			V <sub>CC</sub> −0.2			V
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = −12 mA	2.4		2.4				
			I <sub>OH</sub> = −24 mA	2.2		2.2				
V <sub>OL</sub>	A port	V <sub>CC</sub> = 3 V to 3.6 V, I <sub>OL</sub> = 100 μA		0.2			0.2			V
		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 12 mA	0.4		0.4				
			I <sub>OL</sub> = 24 mA	0.55		0.55				
	B port	V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 40 mA	0.2		0.2				
			I <sub>OL</sub> = 80 mA	0.4		0.4				
			I <sub>OL</sub> = 100 mA	0.5		0.5				
I <sub>I</sub>	Control inputs	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = V <sub>CC</sub> or GND	±10			±10			μA
	B port		V <sub>I</sub> = V <sub>TT</sub> or GND	±10			±10			
I <sub>off</sub>		V <sub>CC</sub> = 0, V <sub>I</sub> or V <sub>O</sub> = 0 to 3.6 V					±100			μA
I <sub>I</sub> (hold)	A port	V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75		75		μA		
			V <sub>I</sub> = 2 V	−75		−75				
		V <sub>CC</sub> = 3.6 V‡, V <sub>I</sub> = 0 to V <sub>CC</sub>		±500			±500			
I <sub>OZH</sub>	B port	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = 1.5 V		10			10			μA
I <sub>OZL</sub>	B port	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = 0.4 V		−10			−10			μA
I <sub>OZ</sub> §	A port	V <sub>CC</sub> = 3.6 V, V <sub>O</sub> = V <sub>CC</sub> or GND		±10			±10			μA
I <sub>OZPU</sub>	A port	V <sub>CC</sub> = 0 to 3.6 V, V <sub>O</sub> = 0.5 V to 3 V, OE = low		±50*			±50			μA
I <sub>OZPD</sub>	A port	V <sub>CC</sub> = 3.6 V to 0, V <sub>O</sub> = 0.5 V to 3 V, OE = low		±50*			±50			μA
I <sub>CC</sub>	A or B port	V <sub>CC</sub> = 3.6 V, I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND	Outputs high	80			80			mA
			Outputs low	80			80			
			Outputs disabled	80			80			
ΔI <sub>CC</sub> ¶	Except B port	V <sub>CC</sub> = 3.6 V, A-port or control inputs at V <sub>CC</sub> or GND, One input at V <sub>CC</sub> − 0.6 V		1			1			mA
C <sub>i</sub>	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or 0		3 5		3 5		pF		
C <sub>io</sub>	A port	V <sub>O</sub> = V <sub>CC</sub> or 0		5 6		5 6		pF		
	B port			6 8		6 8				

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

† All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^\circ\text{C}$ .

‡ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

§ For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than  $V_{CC}$  or GND.

# SN54GTL1655, SN74GTL1655

## 16-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

#### live-insertion specifications over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		SN54GTL1655		SN74GTL1655		UNIT	
				MIN	MAX	MIN	MAX		
I <sub>CC</sub> (BIAS V <sub>CC</sub> )		V <sub>CC</sub> = 0 to 3 V	V (B port) = 0 to 1.2 V, V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 3 V to 3.6 V		5		5	mA	
		V <sub>CC</sub> = 3 V to 3.6 V			10		10	μA	
V <sub>O</sub>	B port	V <sub>CC</sub> = 0,	V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 3.3 V		1	1.2	1	1.2	V
I <sub>O</sub>	B port	V <sub>CC</sub> = 0,	V (B port) = 0.4 V,    V <sub>I</sub> (BIAS V <sub>CC</sub> ) = 3 V to 3.6 V		-1		-1		μA
		V <sub>CC</sub> = 0 to 3.6 V,	OE = 3.3 V		100		100		
		V <sub>CC</sub> = 0 to 1.5 V,	OE = 0 to 3.3 V		100		100		

timing requirements over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT} = 1.2$  V,  $V_{REF} = 0.8$  V and  $V_{ERC} = V_{CC}$  or GND for GTL (unless otherwise noted)

				SN54GTL1655		SN74GTL1655		UNIT
				MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency			160		160		MHz
t <sub>w</sub>	Pulse duration	LE high		3		3		ns
		CLK high or low		3		3		
t <sub>su</sub>	Setup time	Data before CLK↑		2.7		2.7		ns
		Data before LE↓	CLK high	2.8		2.8		
			CLK low	2.6		2.6		
t <sub>h</sub>	Hold time	Data after CLK↑		0.4		0.4		ns
		Data after LE↓	CLK high or low	0.9		0.9		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



# SN54GTL1655, SN74GTL1655 16-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

**A-to-B switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT} = 1.2\text{ V}$ ,  $V_{REF} = 0.8\text{ V}$  and  $V_{ERC} = V_{CC}$  or GND for GTL (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54GTL1655		SN74GTL1655		UNIT
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			160		160		MHz
t <sub>PLH</sub>	A V <sub>ERC</sub> = V <sub>CC</sub>	B	3.1	5.2	3.1	5.2	ns
t <sub>PHL</sub>			2.6	6.2	2.6	6.2	
t <sub>PLH</sub>	CLK V <sub>ERC</sub> = V <sub>CC</sub>	B	3.4	5.5	3.4	5.5	ns
t <sub>PHL</sub>			2.4	5.8	2.4	5.8	
t <sub>PLH</sub>	LEAB V <sub>ERC</sub> = V <sub>CC</sub>	B	3.5	5.8	3.5	5.8	ns
t <sub>PHL</sub>			2.6	6.4	2.6	6.4	
t <sub>en</sub>	$\overline{\text{OEAB}}$ or $\overline{\text{OE}}$ V <sub>ERC</sub> = V <sub>CC</sub>	B	3.3	5.4	3.3	5.4	ns
t <sub>dis</sub>			2.7	5.9	2.7	5.9	
t <sub>PLH</sub>	A V <sub>ERC</sub> = GND	B	2.3	4.3	2.3	4.3	ns
t <sub>PHL</sub>			1.9	4.3	1.9	4.3	
t <sub>PLH</sub>	CLK V <sub>ERC</sub> = GND	B	2.7	4.8	2.7	4.8	ns
t <sub>PHL</sub>			1.8	4.3	1.8	4.3	
t <sub>PLH</sub>	LEAB V <sub>ERC</sub> = GND	B	2.8	4.9	2.8	4.9	ns
t <sub>PHL</sub>			2	4.8	2	4.8	
t <sub>en</sub>	$\overline{\text{OEAB}}$ or $\overline{\text{OE}}$ V <sub>ERC</sub> = GND	B	2.5	4.5	2.5	4.5	ns
t <sub>dis</sub>			2	4.2	2	4.2	
Slew rate (V <sub>ERC</sub> = V <sub>CC</sub> )	Both transitions, B outputs (0.6 V to 1.3 V)		1		1		ns/V
Slew rate (V <sub>ERC</sub> = GND)	Both transitions, B outputs (0.6 V to 1.3 V)		1		1		ns/V
t <sub>sk(o)</sub> <sup>†</sup>	Skew between drivers in the same package (switching in the same direction)		1		1		ns
t <sub>sk(o)</sub> <sup>‡</sup>	Skew between drivers switching in any direction in the same package		1		1		ns

$^{\dagger}$  Skew values are applicable for through mode only.

$^{\ddagger}$  Skew values are applicable for CLK mode only, with all outputs switching simultaneously.

# SN54GTL1655, SN74GTL1655

## 16-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

**B-to-A switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT} = 1.2$  V and  $V_{REF} = 0.8$  V for GTL (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54GTL1655		SN74GTL1655		UNIT
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			160		160		MHz
t <sub>PLH</sub>	B	A	1.8	4.7	1.8	4.7	ns
t <sub>PHL</sub>			2.3	4.6	2.3	4.6	
t <sub>PLH</sub>	CLK	A	1.6	4	1.6	4	ns
t <sub>PHL</sub>			1.5	3.4	1.5	3.4	
t <sub>PLH</sub>	LEBA	A	1.7	4	1.7	4	ns
t <sub>PHL</sub>			1.4	3.5	1.4	3.5	
t <sub>en</sub>	$\overline{OE}B\overline{A}$ or $\overline{OE}$	A	1.3	4.2	1.3	4.2	ns
t <sub>dis</sub>			2	6.1	2	6.1	
t <sub>sk(o)</sub> <sup>†</sup>	Skew between drivers in the same package (switching in the same direction)		1		1		ns
t <sub>sk(o)</sub> <sup>‡</sup>	Skew between drivers switching in any direction in the same package		1		1		ns

$^{\dagger}$  Skew values are applicable for through mode only.

$^{\ddagger}$  Skew values are applicable for CLK mode only, with all outputs switching simultaneously.

# SN54GTL1655, SN74GTL1655

## 16-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

timing requirements over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT} = 1.5\text{ V}$ ,  $V_{REF} = 1\text{ V}$  and  $V_{ERC} = V_{CC}$  or GND for GTL+ (unless otherwise noted)

				SN54GTL1655		SN74GTL1655		UNIT	
				MIN	MAX	MIN	MAX		
f <sub>clock</sub>	Clock frequency			160		160		MHz	
t <sub>w</sub>	Pulse duration			LE high		3		ns	
				CLK high or low		3			
t <sub>su</sub>	Setup time			Data before CLK↑		2.7		ns	
				Data before LE↓	CLK high		2.8		
					CLK low		2.6		
t <sub>h</sub>	Hold time			Data after CLK↑		0.4		ns	
				Data after LE↓	CLK high or low		0.9		

A-to-B switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT} = 1.5\text{ V}$ ,  $V_{REF} = 1\text{ V}$  and  $V_{ERC} = V_{CC}$  or GND for GTL+ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54GTL1655		SN74GTL1655		UNIT
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			160		160		MHz
t <sub>PLH</sub>	A V <sub>ERC</sub> = V <sub>CC</sub>	B	3	5.1	3	5.1	ns
t <sub>PHL</sub>			2.9	6.5	2.9	6.5	
t <sub>PLH</sub>	CLK V <sub>ERC</sub> = V <sub>CC</sub>	B	3.4	5.4	3.4	5.4	ns
t <sub>PHL</sub>			2.7	6.2	2.7	6.2	
t <sub>PLH</sub>	LEAB V <sub>ERC</sub> = V <sub>CC</sub>	B	3.5	5.7	3.5	5.7	ns
t <sub>PHL</sub>			2.8	6.7	2.8	6.7	
t <sub>en</sub>	$\overline{\text{OEAB}}$ V <sub>ERC</sub> = V <sub>CC</sub>	B	3.3	5.4	3.3	5.4	ns
t <sub>dis</sub>			3	6.3	3	6.3	
t <sub>en</sub>	$\overline{\text{OE}}$ V <sub>ERC</sub> = V <sub>CC</sub>	B	3	5.5	3	5.5	ns
t <sub>dis</sub>			3.6	5.8	3.6	5.8	
t <sub>PLH</sub>	A V <sub>ERC</sub> = GND	B	2.3	4.3	2.3	4.3	ns
t <sub>PHL</sub>			2	4.4	2	4.4	
t <sub>PLH</sub>	CLK V <sub>ERC</sub> = GND	B	2.7	4.8	2.7	4.8	ns
t <sub>PHL</sub>			1.9	4.5	1.9	4.5	
t <sub>PLH</sub>	LEAB V <sub>ERC</sub> = GND	B	2.8	4.9	2.8	4.9	ns
t <sub>PHL</sub>			2.1	4.9	2.1	4.9	
t <sub>en</sub>	$\overline{\text{OEAB}}$ V <sub>ERC</sub> = GND	B	2.5	4.5	2.5	4.5	ns
t <sub>dis</sub>			2.1	4.4	2.1	4.4	
t <sub>en</sub>	$\overline{\text{OE}}$ V <sub>ERC</sub> = GND	B	2.5	4.6	2.5	4.6	ns
t <sub>dis</sub>			2.9	4.9	2.9	4.9	
Slew rate (V <sub>ERC</sub> = V <sub>CC</sub> )	Both transitions, B outputs (0.6 V to 1.3 V)		1		1		ns/V
Slew rate (V <sub>ERC</sub> = GND)	Both transitions, B outputs (0.6 V to 1.3 V)		1		1		ns/V
t <sub>sk(o)</sub> <sup>†</sup>	Skew between drivers in the same package (switching in the same direction)		1		1		ns
t <sub>sk(o)</sub> <sup>‡</sup>	Skew between drivers switching in any direction in the same package		1		1		ns

$^{\dagger}$  Skew values are applicable for through mode only.

$^{\ddagger}$  Skew values are applicable for CLK mode only, with all outputs switching simultaneously.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54GTL1655, SN74GTL1655

## 16-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

### WITH LIVE INSERTION

SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

**B-to-A switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT} = 1.5$  V and  $V_{REF} = 1$  V for GTL+ (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54GTL1655		SN74GTL1655		UNIT
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			160		160		MHz
t <sub>PLH</sub>	B	A	2	4.8	2	4.8	ns
t <sub>PHL</sub>			2.4	4.7	2.4	4.7	
t <sub>PLH</sub>	CLK	A	1.6	4.4	1.6	4.4	ns
t <sub>PHL</sub>			1.5	3.4	1.5	3.4	
t <sub>PLH</sub>	LEBA	A	1.7	4	1.7	4	ns
t <sub>PHL</sub>			1.4	3.5	1.4	3.5	
t <sub>en</sub>	$\overline{OEBA}$	A	1.3	4.2	1.3	4.2	ns
t <sub>dis</sub>			2	6.1	2	6.1	
t <sub>en</sub>	$\overline{OE}$	A	2.2	4.7	2.2	4.7	ns
t <sub>dis</sub>			4.1	6.3	4.1	6.3	
t <sub>sk(o)</sub> <sup>†</sup>	Skew between drivers in the same package (switching in the same direction)		1		1		ns
t <sub>sk(o)</sub> <sup>‡</sup>	Skew between drivers switching in any direction in the same package		1		1		ns


$\dagger$  Skew values are applicable for through mode only.

$\ddagger$  Skew values are applicable for CLK mode only, with all outputs switching simultaneously.

# SN54GTL1655, SN74GTL1655 16-BIT LVTTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS WITH LIVE INSERTION


SCBS696E – JULY 1997 – REVISED NOVEMBER 1999

## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT FOR A OUTPUTS


TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	6 V
$t_{PHZ}/t_{PZH}$	GND




LOAD CIRCUIT FOR B OUTPUTS




VOLTAGE WAVEFORMS  
PULSE DURATION




VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
(CLK to B port)



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
(CLK to A port)



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
(A port)

- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2.5 \text{ ns}$ ,  $t_f \leq 2.5 \text{ ns}$ .
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .

Figure 1. Load Circuits and Voltage Waveforms

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.



Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

[www.AllDataSheet.com](http://www.AllDataSheet.com)

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

[www.AllDataSheet.com](http://www.AllDataSheet.com)