

# CD74HC02, CD74HCT02

## High Speed CMOS Logic Quad Two-Input NOR Gate

### Features

- Buffered Inputs
- Typical Propagation Delay: 7ns at  $V_{CC} = 5V$ ,  $C_L = 15pF$ ,  $T_A = 25^\circ C$
- Fanout (Over Temperature Range)
  - Standard Outputs . . . . . 10 LSTTL Loads
  - Bus Driver Outputs . . . . . 15 LSTTL Loads
- Wide Operating Temperature Range . . .  $-55^\circ C$  to  $125^\circ C$
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL} = 30\%$ ,  $N_{IH} = 30\%$  of  $V_{CC}$

at  $V_{CC} = 5V$


- HCT Types
  - 4.5V to 5.5V Operation
  - Direct LSTTL Input Logic Compatibility,  $V_{IL} = 0.8V$  (Max),  $V_{IH} = 2V$  (Min)
  - CMOS Input Compatibility,  $I_I \leq 1\mu A$  at  $V_{OL}$ ,  $V_{OH}$
- Related Literature
  - CD54HC02F3A and CD54HCT02F3A Military Data Sheet, Document Number 3754

### Description

The Harris CD74HC02, CH74HCT02 logic gates utilize silicon-gate CMOS technology to achieve operating speeds similar to LSTTL gates with the low power consumption of standard CMOS integrated circuits. All devices have the ability to drive 10 LSTTL loads. The 74HCT logic family is


### Pinout

CD74HC02, CD74HCT02  
(PDIP, SOIC)  
TOP VIEW



**CD74HC02, CD74HCT02**

**Functional Diagram**




**TRUTH TABLE**

| INPUTS |    | OUTPUT |
|--------|----|--------|
| nA     | nB | nY     |
| L      | L  | H      |
| L      | H  | L      |
| H      | L  | L      |
| H      | H  | L      |

NOTE: H = High Voltage Level, L = Low Voltage Level

**Logic Diagram**



## CD74HC02, CD74HCT02

### Absolute Maximum Ratings

|  |             |
|--|-------------|
| DC Supply Voltage, $V_{CC}$ .....                          | -0.5V to 7V |
| DC Input Diode Current, $I_{IK}$                           |             |
| For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ .....           | $\pm 20mA$  |
| DC Output Diode Current, $I_{OK}$                          |             |
| For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ .....           | $\pm 20mA$  |
| DC Output Source or Sink Current per Output Pin, $I_O$     |             |
| For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$ .....           | $\pm 25mA$  |
| DC $V_{CC}$ or Ground Current, $I_{CC}$ or $I_{GND}$ ..... | $\pm 50mA$  |

### Thermal Information

|  |  |                                 |
|--|--|---------------------------------|
| Thermal Resistance (Typical, Note 3)                       | $\theta_{JA}$ ( $^{\circ}C/W$ )            | $\theta_{JC}$ ( $^{\circ}C/W$ ) |
| PDIP Package .....   | 90   | N/A                             |
| CERDIP Package .....                                       |  |                                 |
| SOIC Package .....   | 175  | N/A                             |
| Maximum Junction Temperature (Hermetic Package or Die) ... | 175 $^{\circ}C$                            |                                 |
| Maximum Junction Temperature (Plastic Package) .....       | 150 $^{\circ}C$                            |                                 |
| Maximum Storage Temperature Range .....                    | -65 $^{\circ}C$ to 150 $^{\circ}C$         |                                 |
| Maximum Lead Temperature (Soldering 10s) .....             | 300 $^{\circ}C$<br>(SOIC - Lead Tips Only) |                                 |

### Operating Conditions

|   |                                    |
|---|------------------------------------|
| Temperature Range ( $T_A$ ) .....               | -55 $^{\circ}C$ to 125 $^{\circ}C$ |
| Supply Voltage Range, $V_{CC}$                  |                                    |
| HC Types .....                                  | .2V to 6V                          |
| HCT Types .....                                 | 4.5V to 5.5V                       |
| DC Input or Output Voltage, $V_I$ , $V_O$ ..... | 0V to $V_{CC}$                     |
| Input Rise and Fall Time                        |                                    |
| 2V .....  | 1000ns (Max)                       |
| 4.5V .....                                      | 500ns (Max)                        |
| 6V .....  | 400ns (Max)                        |

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

#### NOTE:

- $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

### DC Electrical Specifications

| PARAMETER                               | SYMBOL   | TEST CONDITIONS      |            | $V_{CC}$ (V) | 25 $^{\circ}C$ |     |           | -40 $^{\circ}C$ TO 85 $^{\circ}C$ |         | -55 $^{\circ}C$ TO 125 $^{\circ}C$ |         | UNITS   |
|---|----------|----------------------|------------|--------------|----------------|-----|-----------|-----------------------------------|---------|------------------------------------|---------|---------|
|   |          | $V_I$ (V)            | $I_O$ (mA) |              | MIN            | TYP | MAX       | MIN                               | MAX     | MIN                                | MAX     |         |
| <b>HC TYPES</b>                         |          |                      |            |              |                |     |           |                                   |         |                                    |         |         |
| High Level Input Voltage                | $V_{IH}$ | -                    | -          | 2            | 1.5            | -   | -         | 1.5                               | -       | 1.5                                | -       | V       |
|   |          |                      |            | 4.5          | 3.15           | -   | -         | 3.15                              | -       | 3.15                               | -       | V       |
|   |          |                      |            | 6            | 4.2            | -   | -         | 4.2                               | -       | 4.2                                | -       | V       |
| Low Level Input Voltage                 | $V_{IL}$ | -                    | -          | 2            | -              | -   | 0.5       | -                                 | 0.5     | -                                  | 0.5     | V       |
|   |          |                      |            | 4.5          | -              | -   | 1.35      | -                                 | 1.35    | -                                  | 1.35    | V       |
|   |          |                      |            | 6            | -              | -   | 1.8       | -                                 | 1.8     | -                                  | 1.8     | V       |
| High Level Output Voltage<br>CMOS Loads | $V_{OH}$ | $V_{IH}$ or $V_{IL}$ | -0.02      | 2            | 1.9            | -   | -         | 1.9                               | -       | 1.9                                | -       | V       |
|   |          |                      | -0.02      | 4.5          | 4.4            | -   | -         | 4.4                               | -       | 4.4                                | -       | V       |
|   |          |                      | -0.02      | 6            | 5.9            | -   | -         | 5.9                               | -       | 5.9                                | -       | V       |
| High Level Output Voltage<br>TTL Loads  | $V_{OH}$ | $V_{IH}$ or $V_{IL}$ | -          | -            | -              | -   | -         | -                                 | -       | -                                  | -       | V       |
|   |          |                      | -4         | 4.5          | 3.98           | -   | -         | 3.84                              | -       | 3.7                                | -       | V       |
|   |          |                      | -5.2       | 6            | 5.48           | -   | -         | 5.34                              | -       | 5.2                                | -       | V       |
| Low Level Output Voltage<br>CMOS Loads  | $V_{OL}$ | $V_{IH}$ or $V_{IL}$ | 0.02       | 2            | -              | -   | 0.1       | -                                 | 0.1     | -                                  | 0.1     | V       |
|   |          |                      | 0.02       | 4.5          | -              | -   | 0.1       | -                                 | 0.1     | -                                  | 0.1     | V       |
|   |          |                      | 0.02       | 6            | -              | -   | 0.1       | -                                 | 0.1     | -                                  | 0.1     | V       |
| Low Level Output Voltage<br>TTL Loads   | $V_{OL}$ | $V_{IH}$ or $V_{IL}$ | -          | -            | -              | -   | -         | -                                 | -       | -                                  | -       | V       |
|   |          |                      | 4          | 4.5          | -              | -   | 0.26      | -                                 | 0.33    | -                                  | 0.4     | V       |
|   |          |                      | 5.2        | 6            | -              | -   | 0.26      | -                                 | 0.33    | -                                  | 0.4     | V       |
| Input Leakage Current                   | $I_I$    | $V_{CC}$ or GND      | -          | 6            | -              | -   | $\pm 0.1$ | -                                 | $\pm 1$ | -                                  | $\pm 1$ | $\mu A$ |
| Quiescent Device Current                | $I_{CC}$ | $V_{CC}$ or GND      | 0          | 6            | -              | -   | 2         | -                                 | 20      | -                                  | 40      | $\mu A$ |

## CD74HC02, CD74HCT02

### DC Electrical Specifications (Continued)

| PARAMETER  | SYMBOL           | TEST CONDITIONS                    |                     | V <sub>CC</sub> (V) | 25°C |     |      | -40°C TO 85°C |      | -55°C TO 125°C |     | UNITS |
|--|------------------|------------------------------------|---------------------|---------------------|------|-----|------|---------------|------|----------------|-----|-------|
|  |                  | V <sub>I</sub> (V)                 | I <sub>O</sub> (mA) |                     | MIN  | TYP | MAX  | MIN           | MAX  | MIN            | MAX |       |
| <b>HCT TYPES</b>   |                  |                                    |                     |                     |      |     |      |               |      |                |     |       |
| High Level Input Voltage                                       | V <sub>IH</sub>  | -                                  | -                   | 4.5 to 5.5          | 2    | -   | -    | 2             | -    | 2              | -   | V     |
| Low Level Input Voltage  | V <sub>IL</sub>  | -                                  | -                   | 4.5 to 5.5          | -    | -   | 0.8  | -             | 0.8  | -              | 0.8 | V     |
| High Level Output Voltage<br>CMOS Loads                        | V <sub>OH</sub>  | V <sub>IH</sub> or V <sub>IL</sub> | -0.02               | 4.5                 | 4.4  | -   | -    | 4.4           | -    | 4.4            | -   | V     |
| High Level Output Voltage<br>TTL Loads                         |                  |                                    | -4                  | 4.5                 | 3.98 | -   | -    | 3.84          | -    | 3.7            | -   | V     |
| Low Level Output Voltage<br>CMOS Loads                         | V <sub>OL</sub>  | V <sub>IH</sub> or V <sub>IL</sub> | 0.02                | 4.5                 | -    | -   | 0.1  | -             | 0.1  | -              | 0.1 | V     |
| Low Level Output Voltage<br>TTL Loads                          |                  |                                    | 4                   | 4.5                 | -    | -   | 0.26 | -             | 0.33 | -              | 0.4 | V     |
| Input Leakage Current  | I <sub>I</sub>   | V <sub>CC</sub> and GND            | 0                   | 5.5                 | -    | -   | ±0.1 | -             | ±1   | -              | ±1  | μA    |
| Quiescent Device Current                                       | I <sub>CC</sub>  | V <sub>CC</sub> or GND             | 0                   | 5.5                 | -    | -   | 2    | -             | 20   | -              | 40  | μA    |
| Additional Quiescent Device Current Per Input Pin: 1 Unit Load | ΔI <sub>CC</sub> | V <sub>CC</sub> -2.1               | -                   | 4.5 to 5.5          | -    | 100 | 360  | -             | 450  | -              | 490 | μA    |

NOTE: For dual-supply systems theoretical worst case (V<sub>I</sub> = 2.4V, V<sub>CC</sub> = 5.5V) specification is 1.8mA.

### HCT Input Loading Table

| INPUT | UNIT LOADS |
|-------|------------|
| All   | 1.5        |

NOTE: Unit Load is ΔI<sub>CC</sub> limit specified in DC Electrical Table, e.g., 360μA max at 25°C.

### Switching Specifications Input t<sub>r</sub>, t<sub>f</sub> = 6ns

| PARAMETER                                     | SYMBOL                              | TEST CONDITIONS       | V <sub>CC</sub> (V) | 25°C |     |     | -40°C TO 85°C |     | -55°C TO 125°C |     | UNITS |
|---|-------------------------------------|-----------------------|---------------------|------|-----|-----|---------------|-----|----------------|-----|-------|
|   |                                     |                       |                     | MIN  | TYP | MAX | MIN           | MAX | MIN            | MAX |       |
| <b>HC TYPES</b>                               |                                     |                       |                     |      |     |     |               |     |                |     |       |
| Propagation Delay, Input to Output (Figure 1) | t <sub>pLH</sub> , t <sub>pHL</sub> | C <sub>L</sub> = 50pF | 2                   | -    | -   | 90  | -             | 115 | -              | 135 | ns    |
|   |                                     |                       | 4.5                 | -    | -   | 18  | -             | 23  | -              | 27  | ns    |
|   |                                     |                       | 6                   | -    | -   | 15  | -             | 20  | -              | 23  | ns    |
| Propagation Delay, Data Input to Output Y     | t <sub>pLH</sub> , t <sub>pHL</sub> | C <sub>L</sub> = 15pF | 5                   | -    | 7   | -   | -             | -   | -              | ns  |       |
| Transition Times (Figure 1)                   | t <sub>TLH</sub> , t <sub>THL</sub> | C <sub>L</sub> = 50pF | 2                   | -    | -   | 75  | -             | 95  | -              | 110 | ns    |
|   |                                     |                       | 4.5                 | -    | -   | 15  | -             | 19  | -              | 22  | ns    |
|   |                                     |                       | 6                   | -    | -   | 13  | -             | 16  | -              | 19  | ns    |
| Input Capacitance                             | C <sub>IN</sub>                     | -                     | -                   | -    | -   | 10  | -             | 10  | -              | 10  | pF    |

## CD74HC02, CD74HCT02


### Switching Specifications Input $t_r, t_f = 6\text{ns}$ (Continued)

| PARAMETER                                     | SYMBOL             | TEST CONDITIONS     | $V_{CC}$ (V) | 25°C |     |     | -40°C TO 85°C |     | -55°C TO 125°C |     | UNITS |
|---|--------------------|---------------------|--------------|------|-----|-----|---------------|-----|----------------|-----|-------|
|   |                    |                     |              | MIN  | TYP | MAX | MIN           | MAX | MIN            | MAX |       |
| Power Dissipation Capacitance (Notes 4, 5)    | $C_{PD}$           | -                   | 5            | -    | 26  | -   | -             | -   | -              | -   | pF    |
| <b>HCT TYPES</b>                              |                    |                     |              |      |     |     |               |     |                |     |       |
| Propagation Delay, Input to Output (Figure 2) | $t_{PLH}, t_{PHL}$ | $C_L = 50\text{pF}$ | 4.5          | -    | -   | 21  | -             | 26  | -              | 32  | ns    |
| Propagation Delay, Data Input to Output Y     | $t_{PLH}, t_{PHL}$ | $C_L = 15\text{pF}$ | 5            | -    | 8   | -   | -             | -   | -              | -   | ns    |
| Transition Times (Figure 2)                   | $t_{TLH}, t_{THL}$ | $C_L = 50\text{pF}$ | 4.5          | -    | -   | 15  | -             | 19  | -              | 22  | ns    |
| Input Capacitance                             | $C_{IN}$           | -                   | -            | -    | -   | 10  | -             | 10  | -              | 10  | pF    |
| Power Dissipation Capacitance (Notes 4, 5)    | $C_{PD}$           | -                   | 5            | -    | 26  | -   | -             | -   | -              | -   | pF    |


**NOTES:**

4.  $C_{PD}$  is used to determine the dynamic power consumption, per gate.
5.  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = input frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.

### Test Circuits and Waveforms



**FIGURE 1. HC AND HCU TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC**



**FIGURE 2. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC**

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

[www.AllDataSheet.com](http://www.AllDataSheet.com)

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

[www.AllDataSheet.com](http://www.AllDataSheet.com)