# <u>ISSI</u>®

## 128K x 8 LOW POWER CMOS STATIC RAM

#### **DECEMBER 2003**

#### FEATURES

- High-speed access time: 35, 70 ns
- Low active power: 450 mW (typical)
- Low standby power: 150 μW (typical) CMOS standby
- Output Enable (OE) and two Chip Enable (CE1 and CE2) inputs for ease in applications
- Fully static operation: no clock or refresh required
- TTL compatible inputs and outputs
- Single 5V (±10%) power supply

#### DESCRIPTION


The *ISSI* IS62C1024L is a low power,131,072-word by 8-bit CMOS static RAM. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields higher performance and low power consumption devices.

When  $\overline{CE1}$  is HIGH or CE2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced by using CMOS input levels.

Easy memory expansion is provided by using two Chip Enable inputs,  $\overline{CE1}$  and CE2. The active LOW Write Enable (WE) controls both writing and reading of the memory.

The IS62C1024L is available in 32-pin plastic SOP and TSOP (type 1) packages.

#### FUNCTIONAL BLOCK DIAGRAM



Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



#### **PIN CONFIGURATION**

#### 32-Pin SOP

NC	1	32 <b>VDD</b>
A16 🗋	2	31 📙 A15
A14 🗌	3	30 🛛 CE2
A12 🗌	4	29 🗋 👿 🖻
A7 🗌	5 <b>ISSI</b>	28 🗋 A13
A6 🗌	6 62C1024L	27 🗋 A8
A5 🗌	7	26 🗋 A9
A4 [	8	25 🗋 A11
АЗ [	9	24 🗌 🛛 🔁
A2 🗌	10	23 🛛 A10
A1 [	11	22 🛛 CE1
A0 [	12	21 🛛 1/07
I/O0 [	13	20 🗍 1/06
I/O1 [	14	19 🗍 1/05
I/O2 [	15	18 🗍 1/04
GND [	16	17 🗍 1/O3

#### **PIN CONFIGURATION**

#### 32-Pin TSOP (Type 1)

A11 🔲 1	32 🗖 🔁
A9 🗖 2	31 🗖 A10
A8 🗖 3	30 🗖 CE1
A13 🗖 4	29 🗖 1/07
WE 🗖 5	28 🗖 I/O6
CE2 🗖 6	27 🗖 1/05
A15 🗖 7	26 🗖 1/04
VDD 🗖 8	25 🗖 1/O3
NC 🗖 9	24 🗖 GND
A16 🗖 10	23 🗖 1/02
A14 🔲 11	22 🗖 1/01
A12 🗖 12	21 🗖 1/00
A7 🗖 13	20 🗖 A0
A6 🗖 14	19 🗖 A1
A5 🗖 15	18 🗖 A2
A4 🗖 16	17 🗖 A3

#### **PIN DESCRIPTIONS**

A0-A16	Address Inputs
CE1	Chip Enable 1 Input
CE2	Chip Enable 2 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
Vdd	Power
GND	Ground

#### **OPERATING RANGE**

Range	Ambient Temperature	VDD		
Commercial	0°C to +70°C	5V ± 10%		
Industrial	–40°C to +85°C	5V ± 10%		

#### **TRUTH TABLE**

Mode	WE	CE1	CE2	ŌĒ	I/O Operation	VDD Current
Not Selected	Х	Н	Х	Х	High-Z	ISB1, ISB2
(Power-down)	Х	Х	L	Х	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Н	High-Z	lcc
Read	Н	L	Н	L	Dout	lcc
Write	L	L	Н	Х	Din	lcc

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tstg	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.5	W
Ιουτ	DC Output Current (LOW)	20	mA

Notes:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### CAPACITANCE<sup>(1,2)</sup>

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
Солт	Output Capacitance	Vout = 0V	8	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.

2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{DD} = 5.0V$ .

#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	VDD = Min., IOH = -1.0 mA		2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., IOL = 2.1 mA$			0.4	V
Viн	Input HIGH Voltage			2.2	Vdd + 0.5	V
VIL	Input LOW Voltage <sup>(1)</sup>			-0.3	0.8	V
L	InputLeakage	$GND \leq V_{\text{IN}} \leq V_{\text{DD}}$	Com. Ind.	2 10	2 10	μA
Ilo	Output Leakage	$GND \le V_{\text{OUT}} \le V_{\text{DD}}$	Com. Ind.	2 10	2 10	μA

#### Notes:

1.  $V_{IL} = -3.0V$  for pulse width less than 10 ns.

#### POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	<b>Test Conditions</b>		-	ōns Max.		)ns Max.	Unit
lcc	Vod Dynamic Operating Supply Current	$V_{DD} = Max., \overline{CE} = V_{IL}$ IOUT = 0 mA, f = fMAX	Com. Ind.		100 110	_	70 80	mA
ISB1	TTL Standby Current (TTL Inputs)	$\label{eq:VDD} \begin{array}{l} V_{DD} = Max., \\ V_{IN} = V_{IH} \mbox{ or } V_{IL}, \overline{CE1} \geq V_{IH}, \\ \mbox{ or } CE2 \leq V_{IL}, f = 0 \end{array}$	Com. Ind.	_	10 15	_	10 15	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:VDD} \begin{array}{l} V_{DD} = Max., \\ \hline \overline{CE1} \leq V_{DD} - 0.2V, \\ CE2 \leq 0.2V, V_{IN} \geq V_{DD} - 0.2' \\ or V_{IN} \leq 0.2V, f = 0 \end{array}$	Com. Ind. V,	_	500 750	_	500 750	μA

Note:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

#### **READ CYCLE SWITCHING CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

		-3	5	-70	)	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
trc	ReadCycleTime	35	_	70	_	ns
taa	Address Access Time	_	35	_	70	ns
<b>t</b> oha	Output Hold Time	3	_	3	_	ns
<b>t</b> ACE1	CE1 Access Time	_	35	_	70	ns
tace2	CE2 Access Time	_	35	_	70	ns
<b>t</b> DOE	OE Access Time	_	10	_	35	ns
tlzoe <sup>(2)</sup>	OE to Low-ZOutput	0	_	0	_	ns
thzoe <sup>(2)</sup>	OE to High-ZOutput	0	10	0	25	ns
tlzce1 <sup>(2)</sup>	CE1 to Low-Z Output	3	_	10	_	ns
tlzce2 <sup>(2)</sup>	CE2 to Low-ZOutput	3	_	10	_	ns
tHZCE <sup>(2)</sup>	CE1 or CE2 to High-Z Output	0	10	0	25	ns

#### Notes:


1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.

2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

#### AC TEST CONDITIONS


Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	5 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1a and 1b

#### AC TEST LOADS




#### **AC WAVEFORMS**

#### READ CYCLE NO. 1<sup>(1,2)</sup>





#### READ CYCLE NO. 2<sup>(1,3)</sup>



#### Notes:

- 1.  $\overline{\text{WE}}$  is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE1}$  = VIL, CE2 = VIH.
- 3. Address is valid prior to or coincident with  $\overline{CE1}$  LOW and CE2 HIGH transitions.

#### WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup> (Over Operating Range, Standard and Low Power)

		-35	5	-70		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	WriteCycleTime	35	_	70	_	ns
tsce1	CE1 to Write End	25	_	60	_	ns
tSCE2	CE2 to Write End	25	_	60	_	ns
taw	Address Setup Time to Write End	25	_	60	_	ns
<b>t</b> ha	Address Hold from Write End	0	_	0	_	ns
<b>t</b> sa	Address Setup Time	0	_	0	_	ns
tPWE <sup>(4)</sup>	WE Pulse Width	25	_	50	_	ns
tsp	Data Setup to Write End	20	_	30	_	ns
thd	Data Hold from Write End	0	_	0	_	ns
tHZWE <sup>(2)</sup>	WE LOW to High-Z Output	_	10	_	25	ns
tlzwe <sup>(2)</sup>	WE HIGH to Low-Z Output	3	_	5	_	ns

#### Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.


2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

3. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.


4. Tested with OE HIGH.

#### **AC WAVEFORMS**

#### WRITE CYCLE NO. 1 (WE Controlled)<sup>(1,2)</sup>



#### WRITE CYCLE NO. 2 (CE1, CE2 Controlled)<sup>(1,2)</sup>




#### Notes:

- 1. The internal write time is defined by the overlap of CE1 LOW, CE2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if  $\overline{OE} = V_{\text{H}}$ .


#### DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	<b>Test Condition</b>		Min.	Тур.	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0		5.5	V
lDR .	Data Retention Current	$V_{DD}=3.0V, \overline{CE1} \ge V_{DD}-0.2V$	Com. Ind.	_	45 60	250 400	μA
tsdr	Data Retention Setup Time	See Data Retention Waveform		0		—	ns
<b>t</b> RDR	RecoveryTime	See Data Retention Waveform		<b>t</b> RC		—	ns

#### DATA RETENTION WAVEFORM (CE1 Controlled)



#### **DATA RETENTION WAVEFORM (CE2 Controlled)**



#### ORDERING INFORMATION Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
35 35	IS62C1024L-35Q IS62C1024L-35T	Plastic SOP TSOP, Type 1
	IS62C1024L-351	Plastic SOP
70	IS62C1024L-70T	TSOP, Type 1

#### Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package	
35	IS62C1024L-35QI	Plastic SOP	
35	IS62C1024L-35TI	TSOP, Type 1	
70	IS62C1024L-70QI	Plastic SOP	
70	IS62C1024L-70TI	TSOP, Type 1	



#### Integrated Silicon Solution, Inc.


2231 Lawson Lane Santa Clara, CA 95054 Tel: 1-800-379-4774 Fax: (408) 588-0806 E-mail: sales@issi.com www.issi.com

# **PACKAGING INFORMATION**



### 450-mil Plastic SOP

Package Code: Q (32-pin)




Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

# PACKAGING INFORMATION



#### Plastic TSOP-Type I Package Code: T (32-pin)



Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com