

Low Cost DSP Microcomputers

SUMMARY

- 16-Bit Fixed-Point DSP Microprocessors with On-Chip Memory
- Enhanced Harvard Architecture for Three-Bus Performance: Instruction Bus & Dual Data Buses
- Independent Computation Units: ALU, Multiplier/ Accumulator, and Shifter
- Single-Cycle Instruction Execution & Multifunction Instructions
- On-Chip Program Memory RAM or ROM & Data Memory RAM
- Integrated I/O Peripherals: Serial Ports and Timer

FEATURES

- 20 MIPS, 50 ns Maximum Instruction Rate
- Separate On-Chip Buses for Program and Data Memory
- Program Memory Stores Both Instructions and Data (Three-Bus Performance)
- Dual Data Address Generators with Modulo and Bit-Reverse Addressing
- Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycle Loop Setup
- Automatic Booting of On-Chip Program Memory from Byte-Wide External Memory (e.g., EPROM)
- Double-Buffered Serial Ports with Companding Hardware, Automatic Data Buffering, and Multichannel Operation
- Three Edge- or Level-Sensitive Interrupts
- Low Power IDLE Instruction
- PLCC Package

GENERAL DESCRIPTION

The ADSP-2104 and ADSP-2109 processors are single-chip microcomputers optimized for digital signal processing (DSP) and other high speed numeric processing applications. The ADSP-2104/ADSP-2109 processors are built upon a common core. Each processor combines the core DSP architecture— computation units, data address generators, and program sequencer—with differentiating features such as on-chip program and data memory RAM (ADSP-2109 contains 4K words of program ROM), a programmable timer, and two serial ports.

Fabricated in a high speed, submicron, double-layer metal CMOS process, the ADSP-2104/ADSP-2109 operates at 20 MIPS with a 50 ns instruction cycle time. The ADSP-2104L and ADSP-2109L are 3.3 volt versions which operate at 13.824 MIPS with a 72.3 ns instruction cycle time. Every instruction can execute in a single cycle. Fabrication in CMOS results in low power dissipation.

ADSP-2104/ADSP-2109 FUNCTIONAL BLOCK DIAGRAM

MEMORY DATA ADDRESS GENERATORS PROGRAM SEQUENCER PROGRAM MEMORY DATA MEMORY DAG 1 DAG 2 EXTERNAL ADDRESS BUS PROGRAM MEMORY ADDRESS DATA MEMORY ADDRESS PROGRAM MEMORY DATA DATA MEMORY DATA DATA ARITHMETIC UNITS SERIAL PORTS TIMER ALU MAC SHIFTER SPORT 0 SPORT 1 ADSP-2100 CORE

The ADSP-2100 Family's flexible architecture and comprehensive instruction set support a high degree of parallelism. In one cycle the ADSP-2104/ADSP-2109 can perform all of the following operations:

- Generate the next program address
- Fetch the next instruction
- Perform one or two data moves
- Update one or two data address pointers
- Perform a computation
- Receive and transmit data via one or two serial ports

The ADSP-2104 contains 512 words of program RAM, 256 words of data RAM, an interval timer, and two serial ports. The ADSP-2104L is a 3.3 volt power supply version of the ADSP-2104; it is identical to the ADSP-2104 in all other characteristics.

The ADSP-2109 contains 4K words of program ROM and 256 words of data RAM, an interval timer, and two serial ports.

The ADSP-2109L is a 3.3 volt power supply version of the ADSP-2109; it is identical to the ADSP-2109 in all other characteristics.

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

© Analog Devices, Inc., 1996

The ADSP-2109 is a memory-variant version of the ADSP-2104 and contains factory-programmed on-chip ROM program memory.

The ADSP-2109 eliminates the need for an external boot EPROM in your system, and can also eliminate the need for any external program memory by fitting the entire application program in on-chip ROM. This device provides an excellent option for volume applications where board space and system cost constraints are of critical concern.

Development Tools

The ADSP-2104/ADSP-2109 processors are supported by a complete set of tools for system development. The ADSP-2100 Family Development Software includes C and assembly language tools that allow programmers to write code for any ADSP-21xx processor. The ANSI C compiler generates ADSP-21xx assembly source code, while the runtime C library provides ANSI-standard and custom DSP library routines. The ADSP-21xx assembler produces object code modules which the linker combines into an executable file. The processor simulators provide an interactive instruction-level simulation with a reconfigurable,

windowed user interface. A PROM splitter utility generates PROM programmer compatible files.

EZ-ICE[®] in-circuit emulators allow debugging of ADSP-2104 systems by providing a full range of emulation functions such as modification of memory and register values and execution breakpoints. EZ-LAB[®] demonstration boards are complete DSP systems that execute EPROM-based programs.

The EZ-Kit Lite is a very low cost evaluation/development platform that contains both the hardware and software needed to evaluate the ADSP-21xx architecture.

Additional details and ordering information is available in the *ADSP-2100 Family Software & Hardware Development Tools* data sheet (ADDS-21xx-TOOLS). This data sheet can be requested from any Analog Devices sales office or distributor.

Additional Information

This data sheet provides a general overview of ADSP-2104/ ADSP-2109 processor functionality. For detailed design information on the architecture and instruction set, refer to the *ADSP-2100 Family User's Manual*, available from Analog Devices.

EZ-ICE and EZ-LAB are registered trademarks of Analog Devices, Inc.

CDECIEICATIONS (ADCD 91041 /ADCD 91001)

TABLE OF CONTENTS

GENERAL DESCRIPTION 1
Development Tools 2
Additional Information 2
ARCHITECTURE OVERVIEW
Serial Ports 4
Interrupts 4
Pin Definitions 5
SYSTEM INTERFACE 5
Clock Signals 5
Reset
Program Memory Interface
Program Memory Maps 7
Data Memory Interface 7
Data Memory Map 7
Boot Memory Interface 8
Bus Interface 8
Low Power IDLE Instruction
ADSP-2109 Prototyping 9
Ordering Procedure for ADSP-2109 ROM Processors 9
Instruction Set 10
SPECIFICATIONS (ADSP-2104/ADSP-2109) 12
Recommended Operating Conditions 12
Electrical Characteristics 12
Supply Current & Power 13
Power Dissipation Example 14
Environmental Conditions 14
Capacitive Loading 14
Test Conditions

SFECIFICATIONS (ADSF-2104L/ADSF-2109L)	10
Recommended Operating Conditions	16
Electrical Characteristics	16
Supply Current & Power	17
Power Dissipation Example	18
Environmental Conditions	18
Capacitive Loading	18
Test Conditions	19
TIMING PARAMETERS (ADSP-2104/ADSP-2109)	20
Clock Signals	21
Interrupts & Flags	22
Bus Request-Bus Grant	23
Memory Read	24
Memory Write	25
Serial Ports	26
TIMING PARAMETERS (ADSP-2104L/ADSP-2109L)	27
Clock Signals	28
Interrupts & Flags	29
Bus Request-Bus Grant	30
Memory Read	31
Memory Write	32
Serial Ports	33
PIN CONFIGURATIONS	
68-Lead PLCC	34
PACKAGE OUTLINE DIMENSIONS	
68-Lead PLCC	35
ORDERING GUIDE	36

10




Figure 1. ADSP-2104/ADSP-2109 Block Diagram

ARCHITECTURE OVERVIEW

Figure 1 shows a block diagram of the ADSP-2104/ADSP-2109 architecture. The processor contains three independent computational units: the ALU, the multiplier/accumulator (MAC), and the shifter. The computational units process 16-bit data directly and have provisions to support multiprecision computations. The ALU performs a standard set of arithmetic and logic operations; division primitives are also supported. The MAC performs single-cycle multiply, multiply/add, and multiply/ subtract operations. The shifter performs logical and arithmetic shifts, normalization, denormalization, and derive exponent operations. The shifter can be used to efficiently implement numeric format control including multiword floating-point representations.

The internal result (R) bus directly connects the computational units so that the output of any unit may be used as the input of any unit on the next cycle.

A powerful program sequencer and two dedicated data address generators ensure efficient use of these computational units. The sequencer supports conditional jumps, subroutine calls, and returns in a single cycle. With internal loop counters and loop stacks, the ADSP-2104/ADSP-2109 executes looped code with zero overhead—no explicit jump instructions are required to maintain the loop. Nested loops are also supported.

Two data address generators (DAGs) provide addresses for simultaneous dual operand fetches (from data memory and program memory). Each DAG maintains and updates four address pointers. Whenever the pointer is used to access data (indirect addressing), it is post-modified by the value of one of four modify registers. A length value may be associated with each pointer to implement automatic modulo addressing for circular buffers. The circular buffering feature is also used by the serial ports for automatic data transfers to (and from) onchip memory.

Efficient data transfer is achieved with the use of five internal buses:

- Program Memory Address (PMA) Bus
- Program Memory Data (PMD) Bus
- Data Memory Address (DMA) Bus
- Data Memory Data (DMD) Bus
- Result (R) Bus

The two address buses (PMA, DMA) share a single external address bus, allowing memory to be expanded off-chip, and the two data buses (PMD, DMD) share a single external data bus. The BMS, DMS, and PMS signals indicate which memory space is using the external buses.

Program memory can store both instructions and data, permitting the ADSP-2104/ADSP-2109 to fetch two operands in a single cycle, one from program memory and one from data memory. The processor can fetch an operand from on-chip program memory and the next instruction in the same cycle.

The memory interface supports slow memories and memorymapped peripherals with programmable wait state generation. External devices can gain control of the processor's buses with the use of the bus request/grant signals (\overline{BR} , \overline{BG}).

One bus grant execution mode (GO Mode) allows the ADSP-2104/ADSP-2109 to continue running from internal memory. A second execution mode requires the processor to halt while buses are granted.

The ADSP-2104/ADSP-2109 can respond to several different interrupts. There can be up to three external interrupts, configured as edge- or level-sensitive. Internal interrupts can be generated by the timer and serial ports. There is also a master RESET signal.

Booting circuitry provides for loading on-chip program memory automatically from byte-wide external memory. After reset, three wait states are automatically generated. This allows, for example, the ADSP-2104 to use a 150 ns EPROM as external boot memory. Multiple programs can be selected and loaded from the EPROM with no additional hardware.

The data receive and transmit pins on SPORT1 (Serial Port 1) can be alternatively configured as a general-purpose input flag and output flag. You can use these pins for event signalling to and from an external device.

A programmable interval timer can generate periodic interrupts. A 16-bit count register (TCOUNT) is decremented every n cycles, where n-1 is a scaling value stored in an 8-bit register (TSCALE). When the value of the count register reaches zero, an interrupt is generated and the count register is reloaded from a 16-bit period register (TPERIOD).

Serial Ports

The ADSP-2104/ADSP-2109 processor includes two synchronous serial ports ("SPORTs") for serial communications and multiprocessor communication.

The serial ports provide a complete synchronous serial interface with optional companding in hardware. A wide variety of framed or frameless data transmit and receive modes of operation are available. Each SPORT can generate an internal programmable serial clock or accept an external serial clock.

Each serial port has a 5-pin interface consisting of the following signals:

Signal Name	Function
SCLK	Serial Clock (I/O)
RFS	Receive Frame Synchronization (I/O)
TFS	Transmit Frame Synchronization (I/O)
DR	Serial Data Receive
DT	Serial Data Transmit

The serial ports offer the following capabilities:

Bidirectional—Each SPORT has a separate, double-buffered transmit and receive function.

Flexible Clocking—Each SPORT can use an external serial clock or generate its own clock internally.

Flexible Framing—The SPORTs have independent framing for the transmit and receive functions; each function can run in a frameless mode or with frame synchronization signals internally generated or externally generated; frame sync signals may be active high or inverted, with either of two pulse widths and timings.

Different Word Lengths—Each SPORT supports serial data word lengths from 3 to 16 bits.

Companding in Hardware—Each SPORT provides optional A-law and μ -law companding according to CCITT recommendation G.711.

Flexible Interrupt Scheme—Receive and transmit functions can generate a unique interrupt upon completion of a data word transfer.

Autobuffering with Single-Cycle Overhead—Each SPORT can automatically receive or transmit the contents of an entire circular data buffer with only one overhead cycle per data word; an interrupt is generated after the transfer of the entire buffer is completed.

Multichannel Capability (SPORT0 Only)—SPORT0 provides a multichannel interface to selectively receive or transmit a 24-word or 32-word, time-division multiplexed serial bit stream; this feature is especially useful for T1 or CEPT interfaces, or as a network communication scheme for multiple processors.

Alternate Configuration—SPORT1 can be alternatively configured as two external interrupt inputs ($\overline{IRQ0}$, $\overline{IRQ1}$) and the Flag In and Flag Out signals (FI, FO).

Interrupts

The interrupt controller lets the processor respond to interrupts with a minimum of overhead. Up to three external interrupt input pins, IRQ0, IRQ1, and IRQ2, are provided. IRQ2 is always available as a dedicated pin; IRQ1 and IRQ0 may be alternately configured as part of Serial Port 1. The ADSP-2104/ ADSP-2109 also supports internal interrupts from the timer, and serial ports. The interrupts are internally prioritized and individually maskable (except for RESET which is nonmaskable). The IRQx input pins can be programmed for either level- or edge-sensitivity. The interrupt prioritizes are shown in Table I.

Table I. Interrupt Vector Addresses & Priority

ADSP-2104/ADSP-2109 Interrupt Source	Interrupt Vector Address
RESET Startup	0x0000
IRQ2	0x0004 (High Priority)
SPORT0 Transmit	0x0008
SPORT0 Receive	0x000C
SPORT1 Transmit or IRQ1	0x0010
SPORT1 Receive or IRQ0	0x0014
Timer	0x0018 (Low Priority)

The ADSP-2104/ADSP-2109 uses a vectored interrupt scheme: when an interrupt is acknowledged, the processor shifts program control to the interrupt vector address corresponding to the interrupt received. Interrupts can be optionally nested so that a higher priority interrupt can preempt the currently executing interrupt service routine. Each interrupt vector location is four instructions in length so that simple service routines can be coded entirely in this space. Longer service routines require an additional JUMP or CALL instruction.

Individual interrupt requests are logically ANDed with the bits in the IMASK register; the highest-priority unmasked interrupt is then selected.

The interrupt control register, ICNTL, allows the external interrupts to be set as either edge- or level-sensitive. Depending on bit 4 in ICNTL, interrupt service routines can either be nested (with higher priority interrupts taking precedence) or be processed sequentially (with only one interrupt service active at a time).

The interrupt force and clear register, IFC, is a write-only register that contains a force bit and a clear bit for each interrupt.

When responding to an interrupt, the ASTAT, MSTAT, and IMASK status registers are pushed onto the status stack and the PC counter is loaded with the appropriate vector address. The status stack is seven levels deep to allow interrupt nesting. The stack is automatically popped when a return from the interrupt instruction is executed.

Pin Definitions

Table II shows pin definitions for the ADSP-2104/ADSP-2109 processors. Any inputs not used must be tied to $V_{\rm DD}.$

SYSTEM INTERFACE

Figure 3 shows a typical system for the ADSP-2104/ADSP-2109, with two serial I/O devices, a boot EPROM, and optional external program and data memory. A total of 14.25K words of data memory and 14.5K words of program memory is addressable.

Programmable wait-state generation allows the processors to easily interface to slow external memories.

The ADSP-2104/ADSP-2109 also provides either: one external interrupt ($\overline{IRQ2}$) and two serial ports (SPORT0, SPORT1), *or* three external interrupts ($\overline{IRQ2}$, $\overline{IRQ1}$, $\overline{IRQ0}$) and one serial port (SPORT0).

Clock Signals

The ADSP-2104/ADSP-2109's CLKIN input may be driven by a crystal or by a TTL-compatible external clock signal. The CLKIN input may not be halted or changed in frequency during operation, nor operated below the specified low frequency limit.

If an external clock is used, it should be a TTL-compatible signal running at the instruction rate. The signal should be connected to the processor's CLKIN input; in this case, the XTAL input must be left unconnected.

Because the processor includes an on-chip oscillator circuit, an external crystal may also be used. The crystal should be connected across the CLKIN and XTAL pins, with two capacitors connected as shown in Figure 2. A parallel-resonant, fundamental frequency, microprocessor-grade crystal should be used.

Pin Name(s)	# of Pins	Input / Output	Function
Address	14	0	Address outputs for program, data and boot memory.
Data ¹	24	I/O	Data I/O pins for program and data memories. Input only for
			boot memory, with two MSBs used for boot memory addresses.
			Unused data lines may be left floating.
RESET	1	I	Processor Reset Input
IRQ2	1	I	External Interrupt Request #2
$\overline{\mathrm{BR}^2}$	1	I	External Bus Request Input
BG	1	0	External Bus Grant Output
PMS	1	0	External Program Memory Select
DMS	1	0	External Data Memory Select
BMS	1	0	Boot Memory Select
RD	1	0	External Memory Read Enable
WR	1	0	External Memory Write Enable
MMAP	1	I	Memory Map Select Input
CLKIN, XTAL	2	I	External Clock or Quartz Crystal Input
CLKOUT	1	0	Processor Clock Output
V _{DD}			Power Supply Pins
GND			Ground Pins
SPORT0	5	I/O	Serial Port 0 Pins (TFS0, RFS0, DT0, DR0, SCLK0)
SPORT1	5	I/O	Serial Port 1 Pins (TFS1, RFS1, DT1, DR1, SCLK1)
or Interrupts & Flags:			
IRQ0 (RFS1)	1	Ι	External Interrupt Request #0
IRQ1 (TFS1)	1	Ι	External Interrupt Request #1
FI (DR1)	1	Ι	Flag Input Pin
FO <i>(DT1)</i>	1	0	Flag Output Pin

Table II. ADSP-2104/ADSP-2109 Pin Definitions

NOTES

¹Unused data bus lines may be left floating.

 $^2\overline{\text{BR}}$ must be tied high (to V_{DD}) if not used.




Figure 2. External Crystal Connections

A clock output signal (CLKOUT) is generated by the processor, synchronized to the processor's internal cycles.

Reset

The $\overline{\text{RESET}}$ signal initiates a complete reset of the processor. The $\overline{\text{RESET}}$ signal must be asserted when the chip is powered up to assure proper initialization. If the $\overline{\text{RESET}}$ signal is applied during initial power-up, it must be held long enough to allow the processor's internal clock to stabilize. If $\overline{\text{RESET}}$ is activated at any time after power-up and the input clock frequency does not change, the processor's internal clock continues and does not require this stabilization time.

The power-up sequence is defined as the total time required for the crystal oscillator circuit to stabilize after a valid V_{DD} is applied to the processor and for the internal phase-locked loop (PLL) to lock onto the specific crystal frequency. A minimum of 2000 t_{CK} cycles will ensure that the PLL has locked (this does not, however, include the crystal oscillator start-up time). During this power-up sequence the RESET signal should be held low. On any subsequent resets, the RESET signal must meet the minimum pulse width specification, t_{RSP}.

To generate the RESET signal, use either an RC circuit with an external Schmidt trigger or a commercially available reset IC. (Do not use only an RC circuit.)

The RESET input resets all internal stack pointers to the empty stack condition, masks all interrupts, and clears the MSTAT register. When RESET is released, the boot loading sequence is performed (provided there is no pending bus request and the chip is configured for booting, with MMAP = 0). The first instruction is then fetched from internal program memory location 0x0000.

Program Memory Interface


The on-chip program memory address bus (PMA) and on-chip program memory data bus (PMD) are multiplexed with the onchip data memory buses (DMA, DMD), creating a single external data bus and a single external address bus. The external data bus is bidirectional and is 24 bits wide to allow instruction fetches from external program memory. Program memory may contain code and data.

The external address bus is 14 bits wide.

The data lines are bidirectional. The program memory select (\overline{PMS}) signal indicates accesses to program memory and can be used as a chip select signal. The write (\overline{WR}) signal indicates a write operation and is used as a write strobe. The read (\overline{RD}) signal indicates a read operation and is used as a read strobe or output enable signal.

The processor writes data from the 16-bit registers to 24-bit program memory using the PX register to provide the lower eight bits. When the processor reads 16-bit data from 24-bit program memory to a 16-bit data register, the lower eight bits are placed in the PX register.

The program memory interface can generate 0 to 7 wait states for external memory devices; default is to 7 wait states after RESET.



THE TWO MSBs OF THE DATA BUS (D $_{23-22}$) ARE USED TO SUPPLY THE TWO MSBs OF THE BOOT MEMORY EPROM ADDRESS. THIS IS ONLY REQUIRED FOR THE 27256 AND 27512.

Figure 3. ADSP-2104/ADSP-2109 System

Program Memory Maps

Program memory can be mapped in two ways, depending on the state of the MMAP pin. Figure 4 shows the ADSP-2104 program memory maps. Figure 5 shows the program memory maps for the ADSP-2109.




Figure 4. ADSP-2104 Program Memory Maps




Figure 5. ADSP-2109 Program Memory Maps

ADSP-2104

When MMAP = 0, on-chip program memory RAM occupies 512 words beginning at address 0x0000. Off-chip program memory uses the remaining 14K words beginning at address 0x0800. In this configuration-when MMAP = 0-the boot loading sequence (described below in "Boot Memory Interface") is automatically initiated when $\overline{\text{RESET}}$ is released.

When MMAP = 1, 14K words of off-chip program memory begin at address 0x0000 and on-chip program memory RAM is located in the 512 words between addresses 0x3800–0x39FF. In this configuration, program memory is not booted although it can be written to and read under program control.

Data Memory Interface

The data memory address bus (DMA) is 14 bits wide. The bidirectional external data bus is 24 bits wide, with the upper 16 bits used for data memory data (DMD) transfers.

The data memory select (\overline{DMS}) signal indicates access to data memory and can be used as a chip select signal. The write (\overline{WR}) signal indicates a write operation and can be used as a write strobe. The read (\overline{RD}) signal indicates a read operation and can be used as a read strobe or output enable signal.

The ADSP-2104/ADSP-2109 processors support memorymapped I/O, with the peripherals memory-mapped into the data memory address space and accessed by the processor in the same manner as data memory.

Data Memory Map ADSP-2104

On-chip data memory RAM resides in the 256 words beginning at address 0x3800, also shown in Figure 6. Data memory locations from 0x3900 to the end of data memory at 0x3FFF are reserved. Control and status registers for the system, timer, wait-state configuration, and serial port operations are located in this region of memory.




Figure 6. Data Memory Map

The remaining 14K of data memory is located off-chip. This external data memory is divided into five zones, each associated with its own wait-state generator. This allows slower peripherals to be memory-mapped into data memory for which wait states are specified. By mapping peripherals into different zones, you can accommodate peripherals with different wait-state requirements. All zones default to seven wait states after RESET.

Boot Memory Interface

Boot memory is an external 16K by 8 space, divided into eight separate 2K by 8 pages. The 8-bit bytes are automatically packed into 24-bit instruction words by the processor, for loading into on-chip program memory.

Three bits in the processors' System Control Register select which page is loaded by the boot memory interface. Another bit in the System Control Register allows the forcing of a boot loading sequence under software control. Boot loading from Page 0 after $\overrightarrow{\text{RESET}}$ is initiated automatically if MMAP = 0.

The boot memory interface can generate zero to seven wait states; it defaults to three wait states after **RESET**. This allows the ADSP-2104 to boot from a single low cost EPROM such as a 27C256. Program memory is booted one byte at a time and converted to 24-bit program memory words.

The \overline{BMS} and \overline{RD} signals are used to select and to strobe the boot memory interface. Only 8-bit data is read over the data bus, on pins D8-D15. To accommodate up to eight pages of boot memory, the two MSBs of the data bus are used in the boot memory interface as the two MSBs of the boot memory address: D23, D22, and A13 supply the boot page number.

The ADSP-2100 Family Assembler and Linker allow the creation of programs and data structures requiring multiple boot pages during execution.

The \overline{BR} signal is recognized during the booting sequence. The bus is granted after loading the current byte is completed. \overline{BR} during booting may be used to implement booting under control of a host processor.

Bus Interface

The ADSP-2104/ADSP-2109 can relinquish control of their data and address buses to an external device. When the external device requires control of the buses, it asserts the bus request signal (\overline{BR}). If the processor is not performing an external memory access, it responds to the active \overline{BR} input in the next cycle by:

- Three-stating the data and address buses and the PMS, DMS, BMS, RD, WR output drivers,
- Asserting the bus grant (BG) signal,
- and halting program execution.

If the Go mode is set, however, the ADSP-2104/ADSP-2109 will not halt program execution until it encounters an instruction that requires an external memory access.

If the processor is performing an external memory access when the external device asserts the \overline{BR} signal, it will not three-state the memory interfaces or assert the \overline{BG} signal until the cycle after the access completes (up to eight cycles later depending on the number of wait states). The instruction does not need to be completed when the bus is granted; the processor will grant the bus in between two memory accesses if an instruction requires more than one external memory access.

When the \overline{BR} signal is released, the processor releases the \overline{BG} signal, re-enables the output drivers and continues program execution from the point where it stopped.

The bus request feature operates at all times, including when the processor is booting and when $\overrightarrow{\text{RESET}}$ is active. If this feature is not used, the $\overrightarrow{\text{BR}}$ input should be tied high (to V_{DD}).

Low Power IDLE Instruction

The IDLE instruction places the processor in low power state in which it waits for an interrupt. When an interrupt occurs, it is serviced and execution continues with instruction following IDLE. Typically this next instruction will be a JUMP back to the IDLE instruction. This implements a low-power standby loop.

The *IDLE n* instruction is a special version of IDLE that slows the processor's internal clock signal to further reduce power consumption. The reduced clock frequency, a programmable fraction of the normal clock rate, is specified by a selectable divisor, *n*, given in the IDLE instruction. The syntax of the instruction is:

IDLE n;

where *n* = 16, 32, 64, or 128.

The instruction leaves the chip in an idle state, operating at the slower rate. While it is in this state, the processor's other internal clock signals, such as SCLK, CLKOUT, and the timer clock, are reduced by the same ratio. Upon receipt of an enabled interrupt, the processor will stay in the IDLE state for up to a maximum of *n* CLKIN cycles, where *n* is the divisor specified in the instruction, before resuming normal operation.

When the *IDLE n* instruction is used, it slows the processor's internal clock and thus its response time to incoming interruptsthe 1-cycle response time of the standard IDLE state is increased by *n*, the clock divisor. When an enabled interrupt is received, the ADSP-21xx will remain in the IDLE state for up to a maximum of *n* CLKIN cycles (where n = 16, 32, 64, or 128) before resuming normal operation.

When the *IDLE n* instruction is used in systems that have an externally generated serial clock (SCLK), the serial clock rate may be faster than the processor's reduced internal clock rate. Under these conditions, interrupts must not be generated at a faster rate than can be serviced, due to the additional time the processor takes to come out of the IDLE state (a maximum of *n* CLKIN cycles).

ADSP-2109 Prototyping

You can prototype your ADSP-2109 system with the ADSP-2104 RAM-based processor. When code is fully developed and debugged, it can be submitted to Analog Devices for conversion into a ADSP-2109 ROM product.

The ADSP-2101 EZ-ICE emulator can be used for development of ADSP-2109 systems. For the 3.3 V ADSP-2109, a voltage converter interface board provides 3.3 V emulation.

Additional overlay memory is used for emulation of ADSP-2109 systems. It should be noted that due to the use of off-chip overlay memory to emulate the ADSP-2109, a performance loss may be experienced when both executing instructions and fetching program memory data from the off-chip overlay memory in the same cycle. This can be overcome by locating program memory data in on-chip memory.

Ordering Procedure for ADSP-2109 ROM Processor

To place an order for a custom ROM-coded ADSP-2109, you must:

1. Complete the following forms contained in the *ADSP ROM Ordering Package*, available from your Analog Devices sales representative:

ADSP-2109 ROM Specification Form ROM Release Agreement ROM NRE Agreement & Minimum Quantity Order (MQO) Acceptance Agreement for Pre-Production ROM Products

- 2. Return the forms to Analog Devices along with two copies of the Memory Image File (.EXE file) of your ROM code. The files must be supplied on two 3.5" or 5.25" floppy disks for the IBM PC (DOS 2.01 or higher).
- 3. Place a purchase order with Analog Devices for nonrecurring engineering changes (NRE) associated with ROM product development.

After this information is received, it is entered into Analog Devices' ROM Manager System which assigns a custom ROM model number to the product. This model number will be branded on all prototype and production units manufactured to these specifications.

To minimize the risk of code being altered during this process, Analog Devices verifies that the .EXE files on both floppy disks are identical, and recalculates the checksums for the .EXE file entered into the ROM Manager System. The checksum data, in the form of a ROM Memory Map, a hard copy of the .EXE file, and a ROM Data Verification form are returned to you for inspection.

A signed ROM Verification Form and a purchase order for production units are required prior to any product being manufactured. Prototype units may be applied toward the minimum order quantity.

Upon completion of prototype manufacture, Analog Devices will ship prototype units and a delivery schedule update for production units. An invoice against your purchase order for the NRE charges is issued at this time.

There is a charge for each ROM mask generated and a minimum order quantity. Consult your sales representative for details. A separate order must be placed for parts of a specific package type, temperature range, and speed grade.

Instruction Set

The ADSP-2104/ADSP-2109 assembly language uses an algebraic syntax for ease of coding and readability. The sources and destinations of computations and data movements are written explicitly in each assembly statement, eliminating cryptic assembler mnemonics.

Every instruction assembles into a single 24-bit word and executes in a single cycle. The instructions encompass a wide variety of instruction types along with a high degree of

ALU Instructions

[IF cond] AR | AF

xop + yop [+C];xop - yop [+ C - 1];= yop – xop [+ C - 1];xop AND yop ; = xop OR yop ; = xop XOR yop ; = PASS xop; - xop ; = NOT xop; = ABS xop ; = yop + 1;= yop – 1; = DIVS yop, xop ; = DIVQ xop; =

Add/Add with Carry Subtract X – Y/Subtract X – Y with Borrow Subtract Y - X/Subtract Y - X with Borrow AND OR XOR Pass, Clear Negate NÕT Absolute Value Increment Decrement Divide

MAC Instructions

[IF cond] MR |MF =Multiply xop * yop ; Multiply/Accumulate MR + xop * yop ; = Multiply/Subtract MR - xop * yop ; = Transfer MR MR ; = 0: Clear = IF MV SAT MR :

Shifter Instructions

[IF cond]	SR = [SR OR] ASHIFT xop;	Arith
[IF cond]	SR = [SR OR] LSHIFT xop;	Logic
	SR = [SR OR] ASHIFT xop BY <exp>;</exp>	Arith
	SR = [SR OR] LSHIFT xop BY <exp>;</exp>	Logic
[IF cond]	SE = EXP xop;	Deriv
[IF cond]	SB = EXPADJ xop ;	Block
[IF cond]	SR = [SR OR] NORM xop;	Norm

Data Move Instructions

reg = reg;reg = <data>; reg = DM (< addr >);dreg = DM (Ix, My);dreg = PM (Ix, My);DM (< addr >) = reg;DM (Ix, My) = dreg;PM(Ix, My) = dreg;

Multifunction Instructions

<ALU>|<MAC>|<SHIFT>, dreg = dreg; $\begin{array}{l} <\!\!ALU\!\!>\!\!|<\!\!MAC\!\!>\!\!|<\!\!SHIFT\!\!>, dreg = DM (Ix , My) ; \\ <\!\!ALU\!\!>\!\!|<\!\!MAC\!\!>\!\!|<\!\!SHIFT\!\!>, dreg = PM (Ix , My) ; \\ \end{array}$ DM (Ix, My) = dreg, $\langle ALU \rangle | \langle MAC \rangle | \langle SHIFT \rangle$; $PM(Ix, My) = dreg, \langle ALU \rangle \langle MAC \rangle \langle SHIFT \rangle;$ dreg = DM (Ix, My), dreg = PM (Ix, My); $\langle ALU \rangle | \langle MAC \rangle$, dreg = DM (Ix, My), dreg = PM (Ix, My); operational parallelism. There are five basic categories of instructions: data move instructions, computational instructions, multifunction instructions, program flow control instructions and miscellaneous instructions. Multifunction instructions perform one or two data moves and a computation.

The instruction set is summarized below. The ADSP-2100 Family Users Manual contains a complete reference to the instruction set.

Conditional MR Saturation

hmetic Shift cal Shift hmetic Shift Immediate cal Shift Immediate ve Exponent k Exponent Adjust nalize

Register-to-Register Move Load Register Immediate Data Memory Read (Direct Address) Data Memory Read (Indirect Address) Program Memory Read (Indirect Address) Data Memory Write (Direct Address) Data Memory Write (Indirect Address) Program Memory Write (Indirect Address)

> Computation with Register-to-Register Move Computation with Memory Read Computation with Memory Read Computation with Memory Write Computation with Memory Write Data & Program Memory Read ALU/MAC with Data & Program Memory Read

Program Flow Instructions

DO <addr> [UNTIL term]; [IF cond] JUMP (Ix); [IF cond] JUMP <addr>; [IF cond] CALL (Ix); [IF cond] CALL <addr>; IF [NOT] FLAG_IN JUMP <addr>; IF [NOT] FLAG_IN CALL <addr>; [IF cond] SET | RESET | TOGGLE FLAG_OUT [, ...]; [IF cond] RTS; [IF cond] RTS; [IF cond] RTI; IDLE [(n)];

Miscellaneous Instructions

NOP ; MODIFY (Ix , My); [PUSH STS] [, POP CNTR] [, POP PC] [, POP LOOP] ; ENA | DIS SEC_REG [, ...] ; BIT_REV AV_LATCH AR_SAT M_MODE TIMER G_MODE

Notation Conventions

Notation Conv	encions
Ix	Index registers for indirect addressing
My	Modify registers for indirect addressing
<data></data>	Immediate data value
<addr></addr>	Immediate address value
<exp></exp>	Exponent (shift value) in shift immediate instructions (8-bit signed number)
<alu></alu>	Any ALU instruction (except divide)
<mac></mac>	Any multiply-accumulate instruction
<shift></shift>	Any shift instruction (except shift immediate)
cond	Condition code for conditional instruction
term	Termination code for DO UNTIL loop
dreg	Data register (of ALU, MAC, or Shifter)
reg	Any register (including dregs)
;	A semicolon terminates the instruction
,	Commas separate multiple operations of a single instruction
[]	Optional part of instruction
[,]	Optional, multiple operations of an instruction
option1 option2	List of options; choose one.

Assembly Code Example

The following example is a code fragment that performs the filter tap update for an adaptive filter based on a least-mean-squared algorithm. Notice that the computations in the instructions are written like algebraic equations.

Do Until Loop

Call Subroutine

Jump/Call on Flag In Pin

Modify Flag Out Pin

Return from Subroutine

Modify Address Register

Return from Interrupt Service Routine

Jump

Idle

No Operation

Stack Control

Mode Control

```
MF=MX0 * MY1 (RND), MX0=DM(I2,M1); {MF=error * beta}
MR=MX0 * MF (RND), AY0=PM(I6,M5);
D0 adapt UNTIL CE;
AR=MR1+AY0, MX0=DM(I2,M1), AY0=PM(I6,M7);
adapt: PM(I6,M6)=AR, MR=MX0 * MF(RND);
MODIFY(I2,M3); {Point to oldest data}
MODIFY(I6,M7); {Point to start of data}
```

REV. 0

ADSP-2104/ADSP-2109-SPECIFICATIONS **RECOMMENDED OPERATING CONDITIONS**

	K Gra	ade	
Parameter	Min	Max	Unit
V _{DD} Supply Voltage T _{AMB} Ambient Operating Temperature	4.50 0	$5.50 \\ +70$	V °C

See "Environmental Conditions" for information on thermal specifications.

ELECTRICAL CHARACTERISTICS

Parar	neter	Test Conditions	Min	Max	Unit	
V _{IH}	Hi-Level Input Voltage ^{3, 5}	$@ V_{DD} = max$	2.0		V	
V _{IH}	Hi-Level CLKIN Voltage	$@V_{DD} = max$	2.2		V	
V _{IL}	Lo-Level Input Voltage ^{T, 3}	$@V_{DD} = min$		0.8	V	
V _{OH}	Hi-Level Output Voltage ^{2, 3, 7}	@ $V_{DD} = min$, $I_{OH} = -0.5 mA$	2.4		V	
		@ $V_{DD} = min$, $I_{OH} = -100 \ \mu A^8$	V _{DD} - 0.3		V	
V _{OL}	Lo-Level Output Voltage ^{2, 3, 7}	$@V_{DD} = min, I_{OL} = 2 mA$		0.4	V	
I _{IH}	Hi-Level Input Current ¹	$@V_{DD} = max, V_{IN} = V_{DD} max$		10	μA	
I _{IL}	Lo-Level Input Current ¹	$@V_{DD} = \max, V_{IN} = 0V$		10	μA	
I _{OZH}	Three-State Leakage Current ⁴	@ V _{DD} = max, V _{IN} = V _{DD} max ⁶		10	μA	
I _{OZL}	Three-State Leakage Current ⁴	@ $V_{DD} = \max$, $V_{IN} = 0 V^6$		10	μA	
CI	Input Pin Capacitance ^{1, 8, 9}	@ $V_{IN} = 2.5$ V, $f_{IN} = 1.0$ MHz, $T_{AMB} = 25^{\circ}$ C		8	pF	
Co	Output Pin Capacitance ^{4, 8, 9, 10}	@ $V_{IN} = 2.5 \text{ V}, f_{IN} = 1.0 \text{ MHz}, T_{AMB} = 25^{\circ}\text{C}$		8	pF	

NOTES

¹Input-only pins: CLKIN, RESET, IRQ2, BR, MMAP, DR1, DR0.

^aPotter bill, <u>DIS. CHAR</u>, <u>IMS. DMS</u>, <u>BMS</u>, <u>RD</u>, <u>WR</u>, A0–A13, CLKOUT, DT1, DT0. ³Bidirectional pins: D0–D23, SCLK1, <u>RFS1</u>, <u>TFS1</u>, <u>SCLK0</u>, <u>RFS0</u>, <u>TFS0</u>. ⁴Three-state pins: A0–A13, D0–D23, <u>PMS</u>, <u>DMS</u>, <u>BMS</u>, <u>RD</u>, <u>WR</u>, DT1, SCLK1, RSF1, TFS1, DT0, SCLK0, RFS0, TFS0.

⁵Input-only pins: RESET, IRQ2, BR, MMAP, DR1, DR0.

⁶0 V on BR, CLKIN Active (to force three-state condition).

⁷Although specified for TTL outputs, all ADSP-2104/ADSP-2109 outputs are CMOS-compatible and will drive to V_{DD} and GND, assuming no dc loads.

⁸Guaranteed but not tested.

⁹Applies to PGA, PLCC, PQFP package types.

¹⁰Output pin capacitance is the capacitive load for any three-stated output pin.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage
Input Voltage
Output Voltage Swing $\dots \dots \dots$
Operating Temperature Range (Ambient) –55°C to +125°C
Storage Temperature Range65°C to +125°C
Lead Temperature (10 sec) PGA +300°C
Lead Temperature (5 sec) PLCC, PQFP, TQFP +280°C

*Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-2104/ADSP-2109 processor features proprietary ESD protection circuitry to dissipate high energy electrostatic discharges (Human Body Model), permanent damage may occur to devices subjected to such discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before the devices are removed. Per method 3015 of MIL-STD-883, the ADSP-2104/ADSP-2109 processor has been classified as Class 1 device.



SPECIFICATIONS (ADSP-2104/ADSP-2109) SUPPLY CURRENT & POWER


Parameter		Test Conditions	Min	Max	Unit
I _{DD}	Supply Current (Dynamic) ¹	@ $V_{DD} = max$, $t_{CK} = 50 ms^2$		31	mA
		@ $V_{DD} = max$, $t_{CK} = 72.3 ns^2$		24	mA
I_{DD}	Supply Current (Idle) ^{1, 3}	@ $V_{DD} = max$, $t_{CK} = 50 ns$		11	mA
		@ V_{DD} = max, t_{CK} = 72.3 ns		10	mA

NOTES

¹Current reflects device operating with no output loads.

 $^2V_{\rm IN}$ = 0.4 V and 2.4 V.

 3 Idle refers to ADSP-2104/ADSP-2109 state of operation during execution of IDLE instruction. Deasserted pins are driven to either V_{DD} or GND. For typical supply current (internal power dissipation) figures, see Figure 7.



¹ POWER REFLECTS DEVICE OPERATING WITH NO OUTPUT LOADS. ² IDLE REFERS TO ADSP-2104/ADSP-2109 OPERATION DURING EXECUTION OF IDLE INSTRUCTION.

The second seco

Figure 7. ADSP-2104/ADSP-2109 Power (Typical) vs. Frequency

SPECIFICATIONS (ADSP-2104/ADSP-2109) POWER DISSIPATION EXAMPLE

To determine total power dissipation in a specific application, the following equation should be applied for each output:

 $C \times V_{DD}^2 \times f$

C =load capacitance, f =output switching frequency.

Example:

In an ADSP-2104 application where external data memory is used and no other outputs are active, power dissipation is calculated as follows:

Assumptions:

- External data memory is accessed every cycle with 50% of the address pins switching.
- External data memory writes occur every other cycle with 50% of the data pins switching.
- Each address and data pin has a 10 pF total load at the pin.
- The application operates at $V_{DD} = 5.0$ V and $t_{CK} = 50$ ns. *Total Power Dissipation* = $P_{INT} + (C \times V_{DD}^2 \times f)$

 P_{INT} = internal power dissipation (from Figure 7).

 $(C \times V_{DD}^2 \times f)$ is calculated for each output:

Output	# of Pins	×C	\times V _{DD} ²	×f
Address, DMS	8	× 10 pF	$ imes 5^2 m V$	\times 20 MHz = 40.0 mW
Data, WR	9	$\times 10 \text{ pF}$	$ imes 5^2$ V	\times 10 MHz = 22.5 mW
RD	1	$\times 10 \mathrm{pF}$	$ imes 5^2$ V	$\times 10 \text{ MHz} = 2.5 \text{ mW}$
CLKOUT	1	× 10 pF × 10 pF × 10 pF × 10 pF	$ imes 5^2 m V$	\times 20 MHz = 5.0 mW
		- -		70.0 mW

Total power dissipation for this example = P_{INT} + 70.0 mW.

ENVIRONMENTAL CONDITIONS

Ambient Temperature Rating:

 $\begin{array}{l} T_{AMB} = T_{CASE} - (PD \times \theta_{CA}) \\ T_{CASE} = Case \ Temperature \ in \ ^{\circ}C \\ PD = Power \ Dissipation \ in \ W \\ \theta_{CA} = Thermal \ Resistance \ (Case-to-Ambient) \\ \theta_{JA} = Thermal \ Resistance \ (Junction-to-Ambient) \end{array}$

 θ_{JC} = Thermal Resistance (Junction-to-Case)

Package	θ_{JA}	θ _{JC}	θ _{CA}
PLCC	27°C/W	16°C/W	11°C/W

CAPACITIVE LOADING

Figures 8 and 9 show capacitive loading characteristics.




Figure 8. Typical Output Rise Time vs. Load Capacitance, C_L (at Maximum Ambient Operating Temperature)




Figure 9. Typical Output Valid Delay or Hold vs. Load Capacitance, C_L (at Maximum Ambient Operating Temperature)

SPECIFICATIONS (ADSP-2104/ADSP-2109)

TEST CONDITIONS

Figure 10 shows voltage reference levels for ac measurements.




Figure 10. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Output Disable Time

Output pins are considered to be disabled when they have stopped driving and started a transition from the measured output high or low voltage to a high impedance state. The output disable time (t_{DIS}) is the difference of $t_{MEASURED}$ and t_{DECAY} , as shown in Figure 11. The time $t_{MEASURED}$ is the interval from when a reference signal reaches a high or low voltage level to when the output voltages have changed by 0.5 V from the measured output high or low voltage.

The decay time, t_{DECAY} , is dependent on the capacitative load, C_L , and the current load, i_L , on the output pin. It can be approximated by the following equation:

 $t_{DECAY} = \frac{C_L \times 0.5 V}{i_L}$


from which


$$t_{DIS} = t_{MEASURED} - t_{DECAY}$$

is calculated. If multiple pins (such as the data bus) are disabled, the measurement value is that of the last pin to stop driving.

Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high-impedance state to when they start driving. The output enable time (t_{ENA}) is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in Figure 11. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.








Figure 12. Equivalent Device Loading for AC Measurements (Except Output Enable/Disable)

ADSP-2104L/ADSP-2109L-SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

		K Gi	ade	
Parameter	r	Min	Max	Unit
$V_{ m DD} \ T_{ m AMB}$	Supply Voltage Ambient Operating Temperature	3.00 0	3.60 +70	V °C

See "Environmental Conditions" for information on thermal specifications.

ELECTRICAL CHARACTERISTICS

Param	eter	Test Conditions	Min	Max	Unit
V _{IH}	Hi-Level Input Voltage ^{1, 3}	$@V_{DD} = max$	2.0		V
V _{IL}	Lo-Level Input Voltage ^{1, 3}	$@V_{DD} = min$		0.4	V
V _{OH}	Hi-Level Output Voltage ^{2, 3, 6}	@ $V_{DD}^{}$ = min, I_{OH} = -0.5 mA ⁶	2.4		V
V _{OL}	Lo-Level Output Voltage ^{2, 3, 6}	@ $V_{DD} = min, I_{OL} = 2 mA^{6}$		0.4	V
I_{IH}	Hi-Level Input Current ¹	$@V_{DD} = max, V_{IN} = V_{DD} max$		10	μA
I_{IL}	Lo-Level Input Current ¹	@ V _{DD} = max, V _{IN} = 0 V		10	μA
I _{OZH}	Three-State Leakage Current ⁴	@ V _{DD} = max, V _{IN} = V _{DD} max ⁵		10	μA
I _{OZL}	Three-State Leakage Current ⁴	@ $V_{DD} = max$, $V_{IN} = 0 V^5$		10	μA
CI	Input Pin Capacitance ^{1, 7, 8}	@ V_{IN} = 2.5 V, f_{IN} = 1.0 MHz, T_{AMB} = 25°C		8	pF
Co	Output Pin Capacitance ^{4, 7, 8, 9}	@ V _{IN} = 2.5 V, f_{IN} = 1.0 MHz, T_{AMB} = 25°C		8	pF

NOTES

¹Input-only pins: CLKIN, <u>RESET</u>, <u>IRQ2</u>, <u>BR</u>, MMAP, DR1, DR0. ² Output pins: <u>BG</u>, <u>PMS</u>, <u>DMS</u>, <u>BMS</u>, <u>RD</u>, <u>WR</u>, A0–A13, CLKOUT, DT1, DT0. ³ Bidirectional pins: D0–D23, SCLK1, RFS1, TFS1, SCLK0, RFS0, TFS0.

⁴ Three-stateable pins: A0-A13, D0-D23, PMS, DMS, BMS, RD, WR, DT1, SCLK1, RSF1, TFS1, DT0, SCLK0, RFS0, TFS0.

 5 0 V on \overline{BR} , CLKIN Active (to force three-state condition).

 6 All outputs are CMOS and will drive to V_{DD} and GND with no dc loads.

⁷ Guaranteed but not tested.

⁸ Applies to PLCC package type.

⁹Output pin capacitance is the capacitive load for any three-stated output pin.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage
Input Voltage
Output Voltage Swing $\dots -0.3$ V to V _{DD} + 0.3 V
Operating Temperature Range (Ambient)40°C to +85°C
Storage Temperature Range65°C to +150°C
Lead Temperature (5 sec) PLCC +280°C

*Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SPECIFICATIONS (ADSP-2104L/ADSP-2109L) SUPPLY CURRENT & POWER (ADSP-2104L/ADSP-2109L)

Parameter		Test Conditions	Min Max		Unit
I _{DD}	Supply Current (Dynamic) ¹	@ V_{DD} = max, t_{CK} = 72.3 ns ²		14	mA
I _{DD}	Supply Current (Idle) ^{1, 3}	@ V_{DD} = max, t_{CK} = 72.3 ns		4	mA


NOTES

¹Current reflects device operating with no output loads.

 $^2V_{\rm IN}$ = 0.4 V and 2.4 V.

³Idie refers to ADSP-2104L/ADSP-2109L state of operation during execution of IDLE instruction. Deasserted pins are driven to either V DD or GND.

For typical supply current (internal power dissipation) figures, see Figure 13.



¹ POWER REFLECTS DEVICE OPERATING WITH NO OUTPUT LOADS.

 2 IDLE REFERS TO ADSP-2104L/ADSP-2109L OPERATION DURING EXECUTION OF IDLE INSTRUCTION. DEASSERTED PINS ARE DRIVEN TO EITHER $V_{\rm DD}$ OR GND.

³ MAXIMUM POWER DISSIPATION AT V_{DD} = 3.6V DURING EXECUTION OF IDLE n INSTRUCTION.

Figure 13. ADSP-2104L/ADSP-2109L Power (Typical) vs. Frequency

SPECIFICATIONS (ADSP-2104L/ADSP-2109L)

POWER DISSIPATION EXAMPLE

To determine total power dissipation in a specific application, the following equation should be applied for each output:

 $C \times V_{DD}^2 \times f$

C =load capacitance, f =output switching frequency.

Example:

In an ADSP-2104L application where external data memory is used and no other outputs are active, power dissipation is calculated as follows:

Assumptions:

- External data memory is accessed every cycle with 50% of the address pins switching.
- External data memory writes occur every other cycle with 50% of the data pins switching.
- Each address and data pin has a 10 pF total load at the pin.
- The application operates at $V_{DD} = 3.3$ V and $t_{CK} = 100$ ns.

Total Power Dissipation = $P_{INT} + (C \times V_{DD}^2 \times f)$

 P_{INT} = internal power dissipation (from Figure 13).

 $(C \times V_{DD}^2 \times f)$ is calculated for each output:

	×C	$\times {V_{DD}}^2$	×I
3	$\times 10 \text{ pF}$	$ imes 3.3^2 \ V$	\times 10 MHz = 8.71 mW
)	$\times 10 \text{ pF}$	$ imes 3.3^2 \mathrm{V}$	$\times 5 \text{ MHz} = 4.90 \text{ mW}$
L	$\times 10 \text{ pF}$	$ imes 3.3^2 \ { m V}$	$\times 5 \text{ MHz} = 0.55 \text{ mW}$
L	$\times 10 \text{ pF}$	$ imes 3.3^2 \ { m V}$	\times 10 MHz = 1.09 mW
		× 10 pF × 10 pF × 10 pF × 10 pF × 10 pF	

15.25 mW

Total power dissipation for this example = P_{INT} + 15.25 mW.

ENVIRONMENTAL CONDITIONS

Ambient Temperature Rating:

 $T_{AMB} = T_{CASE} - (PD \times \theta_{CA})$ $T_{CASE} = Case Temperature in °C$ PD = Power Dissipation in W

 θ_{CA} = Thermal Resistance (Case-to-Ambient)

 θ_{JA} = Thermal Resistance (Junction-to-Ambient)

 θ_{JC} = Thermal Resistance (Junction-to-Case)

Package	θ _{JA}	θ _{JC}	θ _{CA}
PLCC	27°C/W	16°C/W	11°C/W

CAPACITIVE LOADING

Figures 14 and 15 show capacitive loading characteristics.




Figure 14. Typical Output Rise Time vs. Load Capacitance, C_L (at Maximum Ambient Operating Temperature)




Figure 15. Typical Output Valid Delay or Hold vs. Load Capacitance, C₁ (at Maximum Ambient Operating Temperature)

SPECIFICATIONS (ADSP-2104L/ADSP-2109L)

TEST CONDITIONS

Figure 16 shows voltage reference levels for ac measurements.




Figure 16. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Output Disable Time

Output pins are considered to be disabled when they have stopped driving and started a transition from the measured output high or low voltage to a high impedance state. The output disable time (t_{DIS}) is the difference of $t_{MEASURED}$ and t_{DECAY} , as shown in Figure 17. The time $t_{MEASURED}$ is the interval from when a reference signal reaches a high or low voltage level to when the output voltages have changed by 0.5 V from the measured output high or low voltage.

The decay time, t_{DECAY} , is dependent on the capacitative load, C_L , and the current load, i_L , on the output pin. It can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \times 0.5 V}{i_L}$$


from which


$$t_{DIS} = t_{MEASURED} - t_{DECAY}$$

is calculated. If multiple pins (such as the data bus) are disabled, the measurement value is that of the last pin to stop driving.

Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high-impedance state to when they start driving. The output enable time (t_{ENA}) is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in Figure 17. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.








Figure 18. Equivalent Device Loading for AC Measurements (Except Output Enable/Disable)

TIMING PARAMETERS (ADSP-2104/ADSP-2109)

GENERAL NOTES

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

TIMING NOTES

Switching characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use

switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

MEMORY REQUIREMENTS

The table below shows common memory device specifications and the corresponding ADSP-2104/ADSP-2109 timing parameters, for your convenience.

Memory	ADSP-2104/ADSP-2109	Timing
Device	Timing	Parameter
Specification	Parameter	Definition
Address Setup to Write Start Address Setup to Write End Address Hold Time Data Setup Time Data Hold Time OE to Data Valid Address Access Time	t _{ASW} t _{AW} t _{WRA} t _{DW} t _{DH} t _{RDD} t _{AA}	A0-A13, DMS, PMS Setup before WR LowA0-A13, DMS, PMS Setup before WR DeassertedA0-A13, DMS, PMS Hold after WR DeassertedData Setup before WR HighData Hold after WR HighRD Low to Data ValidA0-A13, DMS, PMS, BMS to Data Valid

TIMING PARAMETERS (ADSP-2104/ADSP-2109) CLOCK SIGNALS & RESET

		20	MHz	Freque Depend			
Param	eter	Min	Max	Min	Max	Unit	
Timing	Requirement:						
t _{CK}	CLKIN Period	50	150			ns	
t _{CKL}	CLKIN Width Low	20		20		ns	
t _{CKH}	CLKIN Width High	20		20		ns	
t _{RSP}	RESET Width Low	250		$5t_{CK}^{1}$		ns	
Switchin	ng Characteristic:						
t _{CPL}	CLKOUT Width Low	15		0.5t _{CK} – 10		ns	
t _{CPH}	CLKOUT Width High	15		0.5t _{CK} - 10 0.5t _{CK} - 10		ns	
t _{CKOH}	CLKIN High to CLKOUT High	0	20			ns	

NOTE

¹Applies after powerup sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles, assuming stable CLKIN (not including crystal oscillator startup time).




Figure 19. Clock Signals

TIMING PARAMETERS (ADSP-2104/ADSP-2109) **INTERRUPTS & FLAGS**

		20 M	Hz	Frequency Dependency		
Paran	neter	Min	Max	Min	Max	Unit
Timing	g Requirement:					
t _{IFS}	IRQx ¹ or FI Setup before	27.5		0.25t _{CK} + 15		ns
	CLKOUT Low ^{2, 3}					
t _{IFH}	IRQx ¹ or FI Hold after CLKOUT	12.5		0.25t _{CK}		ns
	High ^{2, 3}					
Switch	ing Characteristic:					
t _{FOH}	FO Hold after CLKOUT High	0		0		ns
t _{FOD}	FO Delay from CLKOUT High		15			ns

NOTES $\frac{1}{1RQx=1RQ0}$, $\overline{1RQ1}$, and $\overline{1RQ2}$.

²If IRQx and FI inputs meet t_{IFS} and t_{IFH} setup/hold requirements, they will be recognized during the current clock cycle; otherwise they will be recognized during the following cycle. (Refer to the "Interrupt Controller" section in Chapter 3, Program Control, of the ADSP-2100 Family User's Manual for further information on interrupt servicing.)

³Edge-sensitive interrupts require pulse widths greater than 10 ns. Level-sensitive interrupts must be held low until serviced.




Figure 20. Interrupts & Flags

TIMING PARAMETERS (ADSP-2104/ADSP-2109) bus request/grant

		20 1	MHz	Frequen Depende		
Paran	neter	Min	Max	Min	Max	Unit
Timing	Requirement:					
t _{BH}	BR Hold after CLKOUT High ¹	17.5		0.25t _{CK} + 5		ns
t _{BS}	BR Setup before CLKOUT Low ¹	32.5		0.25t _{CK} + 20		ns
Switch	ing Characteristic:					
t _{SD}	CLKOUT High to $\overline{\text{DMS}}$,		32.5		$0.25t_{CK} + 20$	ns
	$\overline{\text{PMS}}, \overline{\text{BMS}}, \overline{\text{RD}}, \overline{\text{WR}}$ Disable					
t _{SDB}	$\overline{\text{DMS}}, \overline{\text{PMS}}, \overline{\text{BMS}}, \overline{\text{RD}}, \overline{\text{WR}}$	0		0		ns
	Disable to \overline{BG} Low					
t _{SE}	$\overline{\text{BG}}$ High to $\overline{\text{DMS}}$, $\overline{\text{PMS}}$,	0		0		ns
	$\overline{BMS}, \overline{RD}, \overline{WR}$ Enable					
t _{SEC}	$\overline{\text{DMS}}, \overline{\text{PMS}}, \overline{\text{BMS}}, \overline{\text{RD}}, \overline{\text{WR}}$	2.5		0.25t _{CK} – 10		ns
	Enable to CLKOUT High					

NOTES

¹If \overline{BR} meets the t_{BS} and t_{BH} setup/hold requirements, it will be recognized in the current processor cycle; otherwise it is recognized in the following cycle. \overline{BR} requires a pulse width greater than 10 ns.

Note: BG is asserted in the cycle after BR is recognized. No external synchronization circuit is needed when BR is generated as an asynchronous signal.




Figure 21. Bus Request/Grant

TIMING PARAMETERS (ADSP-2104/ADSP-2109) memory read

		20 M	lHz	
Paran	leter	Min	Max	Unit
Timing	Requirement:			
t _{RDD}	RD Low to Data Valid		12	ns
t _{AA}	A0–A13, PMS, DMS, BMS to Data Valid		19.5	ns
t _{RDH}	Data Hold from $\overline{\text{RD}}$ High	0		
	ng Characteristic:			
t _{RP}	RD Pulse Width	17		ns
t _{CRD}	CLKOUT High to \overline{RD} Low	7.5	22.5	ns
t _{ASR}	A0–A13, PMS, DMS, BMS Setup before	2.5		ns
	RD Low			
t _{RDA}	A0–A13, PMS, DMS, BMS Hold after RD	3.5		ns
10011	Deasserted			
t _{RWR}	$\overline{\text{RD}}$ High to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	20		ns

	Frequency Depe (CLKIN ≤ 20 M		
Parameter	Min	Max	Unit
Timing Requirement:			
$t_{RDD} \widetilde{RD}$ Low to Data Valid		$0.5t_{CK} - 13 + w$	ns
t_{AA} A0–A13, \overline{PMS} , \overline{DMS} , \overline{BMS} to Data Valid		$0.75t_{CK} - 18 + w$	ns
t_{RDH} Data Hold from \overline{RD} High	0		
Switching Characteristic:			
t_{RP} \overline{RD} Pulse Width	$0.5t_{CK} - 8 + w$		ns
t_{CRD} CLKOUT High to \overline{RD} Low	$0.25t_{CK} - 5$	$0.25t_{CK} + 10$	ns
t_{ASR} A0–A13, \overline{PMS} , \overline{DMS} , \overline{BMS} Setup before			
$\overline{\text{RD}}$ Low	$0.25t_{CK} - 10$		ns
t_{RDA} A0–A13, \overline{PMS} , \overline{DMS} , \overline{BMS} Hold after \overline{RD}			
Deasserted	$0.25t_{CK} - 9$		ns
t_{RWR} \overline{RD} High to \overline{RD} or \overline{WR} Low	0.5t _{CK} – 5		ns

NOTE

w = wait states \times t_{CK.}




Figure 22. Memory Read

TIMING PARAMETERS (ADSP-2104/ADSP-2109) MEMORY WRITE

		20	20 MHz				
Paran	ieter	Min	Max	Unit			
Switch	ing Characteristic:						
t _{DW}	Data Setup before WR High	12		ns			
t _{DH}	Data Hold after WR High	2.5		ns			
t _{WP}	WR Pulse Width	17		ns			
t _{WDE}	WR Low to Data Enabled	0		ns			
t _{ASW}	A0–A13, DMS, PMS Setup before	2.5		ns			
	WR Low						
t _{DDR}	Data Disable before \overline{WR} or \overline{RD} Low	2.5		ns			
t _{CWR}	CLKOUT High to \overline{WR} Low	7.5	22.5	ns			
t _{AW}	A0–A13, $\overline{\text{DMS}}$, $\overline{\text{PMS}}$, Setup before $\overline{\text{WR}}$	15.5		ns			
	Deasserted						
t _{WRA}	A0–A13, $\overline{\text{DMS}}$, $\overline{\text{PMS}}$ Hold after $\overline{\text{WR}}$	3.5		ns			
	Deasserted						
t _{wwR}	$\overline{\mathrm{WR}}$ High to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ Low	20		ns			

	Frequency I (CLKIN ≤	- •	
Parameter	Min	Max	Unit
Switching Characteristic:			
t_{DW} Data Setup before \overline{WR} High	$0.5t_{CK} - 13 + 100$	w	ns
t_{DH} Data Hold after \overline{WR} High	0.25t _{CK} -10		ns
$t_{WP} = \overline{WR}$ Pulse Width	$0.5t_{CK} - 8 + w$	7	ns
t_{WDE} WR Low to Data Enabled	0		
t_{ASW} A0–A13, \overline{DMS} , \overline{PMS} Setup before \overline{WR} Low	0.25t _{CK} -10		ns
t_{DDR} Data Disable before \overline{WR} or \overline{RD} Low	0.25t _{CK} – 10		ns
t_{CWR} CLKOUT High to \overline{WR} Low	0.25t _{CK} – 5	$0.25t_{CK} + 10$	ns
t_{AW} A0–A13, \overline{DMS} , \overline{PMS} , Setup before \overline{WR}			
Deasserted	0.75t _{CK} - 22 +	- w	ns
t_{WRA} A0–A13, \overline{DMS} , \overline{PMS} Hold after \overline{WR}			
Deasserted	0.25t _{CK} -9		ns
$t_{WWR} \overline{WR} \text{ High to } \overline{RD} \text{ or } \overline{WR} \text{ Low}$	0.5t _{CK} – 5		ns




Figure 23. Memory Write

TIMING PARAMETERS (ADSP-2104/ADSP-2109)

SERIAL PORTS

	13.824 MHz*		Freque Depend		
Parameter	Min	Max	Min	Max	Unit
Timing Requirement:					
t _{SCK} SCLK Period	72.3				ns
t _{SCS} DR/TFS/RFS Setup before SCLK Low	8				ns
SCH DR/TFS/RFS Hold after SCLK Low	10				ns
SCP SCLK _{IN} Width	28				ns
Switching Characteristic:					
CC CLKOUT High to SCLK _{OUT}	18.1	33.1	0.25t _{CK}	$0.25t_{CK} + 15$	ns
SCDE SCLK High to DT Enable	0				ns
SCDV SCLK High to DT Valid		20			ns
RH TFS/RFS _{OUT} Hold after SCLK High					ns
RD TFS/RFS _{OUT} Delay from SCLK High		20			ns
SCDH DT Hold after SCLK High					ns
TDE TFS (Alt) to DT Enable					ns
TFS (Alt) to DT Valid		18			ns
SCDD SCLK High to DT Disable		25			ns
RDV RFS (Multichannel, Frame Delay Zero) to DT Valid		20			ns

*Maximum serial port operating frequency is 13.824 MHz.




Figure 24. Serial Ports

TIMING PARAMETERS (ADSP-2104L/ADSP-2109L)

GENERAL NOTES

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

TIMING NOTES

Switching characteristics specify how the processor changes its signals. You have no control over this timing—circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics tell you what the processor will do in a given circumstance. You can also use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

MEMORY REQUIREMENTS

The table below shows common memory device specifications and the corresponding ADSP-2104L/ADSP-2109L timing parameters, for your convenience.

Memory Specification	ADSP-2104L/ADSP-2109L Timing Parameter	Timing Parameter Definition
Address Setup to Write Start Address Setup to Write End Address Hold Time Data Setup Time Data Hold Time OE to Data Valid	t _{ASW} t _{AW} t _{WRA} t _{DW} t _{DH} t _{RDD}	A0–A13, <u>DMS</u> , <u>PMS</u> Setup before <u>WR</u> Low A0–A13, <u>DMS</u> , <u>PMS</u> Setup before <u>WR</u> Deasserted A0–A13, <u>DMS</u> , <u>PMS</u> Hold after <u>WR</u> Deasserted Data Setup before <u>WR</u> High Data Hold after <u>WR</u> High <u>RD</u> Low to Data Valid
Address Access Time	t _{AA}	A0–A13, DMS, PMS, BMS to Data Valid

TIMING PARAMETERS (ADSP-2104L/ADSP-2109L) **CLOCK SIGNALS & RESET**

Parameter	rameter 13.824 MHz Min Max		Unit
Timing Requirement:			
t _{CK} CLKIN Period	72.3 150		ns
t _{CKL} CLKIN Width Low	20	20	ns
t _{CKH} CLKIN Width High	20	20	ns
t _{RSP} RESET Width Low	361.5	$5t_{CK}^{1}$	ns
Switching Characteristic:			
t _{CPL} CLKOUT Width Low	26.2	$0.5t_{CK} - 10$	ns
t _{CPH} CLKOUT Width High	26.2	$0.5t_{CK} - 10$ $0.5t_{CK} - 10$	ns
t _{CKOH} CLKIN High to CLKOUT High	0 20	-	ns

NOTE ¹Applies after powerup sequence is complete. Internal phase lock loop requires no more than 2000 CLKIN cycles assuming stable CLKIN (not including crystal oscillator startup time).




Figure 25. Clock Signals

TIMING PARAMETERS (ADSP-2104L/ADSP-2109L) INTERRUPTS & FLAGS

Parameter		13.824 MHz Min Max		Frequency Dependency Min Max		Unit	
Timing	Requirement:						
t _{IFS}	IRQx ¹ or FI Setup before CLKOUT Low ^{2, 3}	33.1		0.25t _{CK} + 1	5	ns	
t _{IFH}	IRQx ¹ or FI Hold after CLKOUT High ^{2, 3}	18.1		$0.25t_{CK}$		ns	
Switchi	ing Characteristic:			-			
t _{FOH}	FO Hold after CLKOUT High	0				ns	
t _{FOD}	FO Delay from CLKOUT High		15			ns	

NOTES

¹IRQx=IRQ0, IRQ1, and IRQ2.

21f IRQs and FI inputs meet t_{IFS} and t_{IFH} setup/hold requirements, they will be recognized during the current clock cycle; otherwise they will be recognized during the following cycle. (Refer to the "Interrupt Controller" section in Chapter 3, Program Control, of the *ADSP-2100 Family User's Manual* for further information on interrupt servicing.)

³Edge-sensitive interrupts require pulse widths greater than 10 ns. Level-sensitive interrupts must be held low until serviced.




Figure 26. Interrupts & Flags

TIMING PARAMETERS (ADSP-2104L/ADSP-2109L) bus request/grant

Parameter		13.824 MHz		Frequency Dependency			
		Min	Max	Min	Max	Unit	
Timing Re	quirement:						
	R Hold after CLKOUT High ¹	23.1		0.25t _{CK} + 5		ns	
t _{BS} T	BR Setup before CLKOUT Low ¹	38.1		$0.25t_{CK} + 2$	0	ns	
Switching	Characteristic:						
t _{SD} (CLKOUT High to DMS, PMS, BMS, RD, WR Disable		38.1		$0.25t_{CK} + 20$	ns	
t _{SDB} Ī	$\overline{\text{DMS}}, \overline{\text{PMS}}, \overline{\text{BMS}}, \overline{\text{RD}}, \overline{\text{WR}}$ Disable to $\overline{\text{BG}}$ Low	0		0		ns	
t _{SE} Ī	$\overline{3G}$ High to \overline{DMS} , \overline{PMS} , \overline{BMS} , \overline{RD} , \overline{WR} Enable	0		0		ns	
t _{SEC} Ī	$\overline{\text{DMS}}, \overline{\text{PMS}}, \overline{\text{BMS}}, \overline{\text{RD}}, \overline{\text{WR}}$ Enable to CLKOUT High	8.1		$0.25t_{CK} - 10$)	ns	

NOTES

 1 If \overline{BR} meets the t_{BS} and t_{BH} setup/hold requirements, it will be recognized in the current processor cycle; otherwise it is recognized in the following cycle. \overline{BR} requires a pulse width greater than 10 ns.

Note: \overline{BG} is asserted in the cycle after \overline{BR} is recognized. No external synchronization circuit is needed when \overline{BR} is generated as an asynchronous signal.




Figure 27. Bus Request/Grant

TIMING PARAMETERS (ADSP-2104L/ADSP-2109L) memory read

		13.824 MHz		Frequency Dependency			
Param	Parameter		Max	Min	Max	Unit	
Timing	Requirement:						
t _{RDD}	\overline{RD} Low to Data Valid		23.2		$0.5t_{CK} - 13 + w$	ns	
t _{AA}	A0–A13, $\overline{\text{PMS}}$, $\overline{\text{DMS}}$, $\overline{\text{BMS}}$ to Data Valid		36.2		$0.75t_{CK} - 18 + w$	ns	
t _{RDH}	Data Hold from $\overline{\text{RD}}$ High	0		0		ns	
Switchi	ng Characteristic:						
t _{RP}	RD Pulse Width	28.2		$0.5t_{CK} - 8 + w$		ns	
t _{CRD}	CLKOUT High to $\overline{\text{RD}}$ Low	13.1	28.1	0.25t _{CK} – 5	$0.25t_{CK} + 10$	ns	
t _{ASR}	A0–A13, $\overline{\text{PMS}}$, $\overline{\text{DMS}}$, $\overline{\text{BMS}}$ Setup before $\overline{\text{RD}}$ Low	8.1		$0.25t_{CK} - 10$		ns	
t _{RDA}	A0-A13, PMS, DMS, BMS Hold after RD Deasserted	9.1		0.25t _{CK} – 9		ns	
t _{RWR}	$\overline{\text{RD}}$ High to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	31.2		0.5t _{CK} – 5		ns	

w = wait states \times t_{CK.}




Figure 28. Memory Read

TIMING PARAMETERS (ADSP-2104L/ADSP-2109L) memory write

Parameter		13.82 Min	4 MHz Max	Freque Depene Min	Unit	
Switch	ing Characteristic:					
t _{DW}	Data Setup before WR High	23.2		0.5t _{CK} - 13 ·	+ w	ns
t _{DH}	Data Hold after WR High	8.1		$0.25t_{CK} - 10$	1	ns
t _{WP}	WR Pulse Width	28.2		$0.5t_{CK} - 8 +$	W	ns
t _{WDE}	WR Low to Data Enabled	0				
t _{ASW}	A0–A13, $\overline{\text{DMS}}$, $\overline{\text{PMS}}$ Setup before $\overline{\text{WR}}$ Low	8.1		0.25t _{CK} - 10	1	ns
t _{DDR}	Data Disable before \overline{WR} or \overline{RD} Low	8.1		$0.25t_{CK} - 10$)	ns
t _{CWR}	CLKOUT High to $\overline{\mathrm{WR}}$ Low	13.1	28.1	0.25t _{CK} - 5	$0.25t_{CK} + 10$	ns
t _{AW}	A0–A13, $\overline{\text{DMS}}$, $\overline{\text{PMS}}$, Setup before $\overline{\text{WR}}$ Deasserted	32.2		0.75t _{CK} - 22	+ w	ns
t _{WRA}	A0–A13, DMS, PMS Hold After WR Deasserted	9.1		0.25t _{CK} -9		ns
t _{WWR}	$\overline{\mathrm{WR}}$ High to $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ Low	31.2		0.5t _{CK} – 5		ns

w = wait states \times t_{CK.}




Figure 29. Memory Write

TIMING PARAMETERS (ADSP-2104L/ADSP-2109L) serial ports

		13.824 MHz			ency lency		
Param	leter	Min	Max	Min	Max	Unit	
Timing	Timing Requirement:						
t _{SCK}	SCLK Period	72.3				ns	
t _{SCS}	DR/TFS/RFS Setup before SCLK Low	8				ns	
t _{SCH}	DR/TFS/RFS Hold after SCLK Low	10				ns	
t _{SCP}	SCLK _{in} Width	28				ns	
	ng Characteristic:						
t _{CC}	CLKOUT High to SCLK _{out}	18.1	33.1	0.25t _{CK}	$0.25t_{CK} + 15$	ns	
t _{SCDE}	SCLK High to DT Enable	0				ns	
t _{SCDV}	SCLK High to DT Valid		20			ns	
t _{RH}	TFS/RFS _{out} Hold after SCLK High	0				ns	
t _{RD}	TFS/RFS _{out} Delay from SCLK High		20			ns	
t _{SCDH}	DT Hold after SCLK High	0				ns	
t _{TDE}	TFS (alt) to DT Enable	0				ns	
t _{TDV}	TFS (alt) to DT Valid		18			ns	
t _{SCDD}	SCLK High to DT Disable		25			ns	
t _{RDV}	RFS (Multichannel, Frame Delay Zero) to DT Valid		20			ns	






Figure 30. Serial Ports

PIN CONFIGURATIONS

68-Lead PLCC



PLCC Number	Pin Name	PLCC Numb	Pin Pr Name	PLCC Numb			PLCC Number	Pin Name	
1	D11	18	BR	35	A12	1	52	FO	(DT1)
2	GND	19	IRQ2	36	A13		53	IRQ1	(TFS1)
3	D12	20	RESET	37	PMS		54	IRQ 0	(RFS1)
4	D13	21	A0	38	DMS		55	FI	(DR1)
5	D14	22	A1	39	BMS		56	SCLK1	
6	D15	23	A2	40	BG		57	V_{DD}	
7	D16	24	A3	41	XTAL		58	D0	
8	D17	25	A4	42	CLKIN		59	D1	
9	D18	26	V _{DD}	43	CLKOUT		60	D2	
10	GND	27	A5	44	WR		61	D3	
11	D19	28	A6	45	RD		62	D4	
12	D20	29	GND	46	DT0		63	D5	
13	D21	30	A7	47	TFS0		64	D6	
14	D22	31	A8	48	RFS0		65	D7	
15	D23	32	A9	49	GND		66	D8	
16	V _{DD}	33	A10	50	DR0		67	D9	
17	MMAP	34	A11	51	SCLK0		68	D10	



OUTLINE DIMENSIONS ADSP-2104/ADSP-2109 68-Lead Plastic Leaded Chip Carrier (PLCC)

	INCHES			MILLIMETERS		
SYMBOL	MIN	ТҮР	MAX	MIN	ТҮР	MAX
А	0.169	0.172	0.175	4.29	4.37	4.45
A ₁		0.104			2.64	
b	0.017	0.018	0.019	0.43	0.46	0.48
b ₁	0.027	0.028	0.029	0.69	0.71	0.74
D	0.985	0.990	0.995	25.02	25.15	25.27
D ₁	0.950	0.952	0.954	24.13	24.18	24.23
D ₂	0.895	0.910	0.925	22.73	23.11	23.50
е		0.050			1.27	
٥			0.004			0.10

ORDERING GUIDE

Part Number*	Ambient Temperature Range	Instruction Rate	Package Description	Package Option
ADSP-2104KP-80	0°C to +70°C	20.0 MHz	68-Lead PLCC	P-68A
ADSP-2109KP-80	0°C to +70°C	20.0 MHz	68-Lead PLCC	P-68A
ADSP-2104LKP-55	0°C to +70°C	13.824 MHz	68-Lead PLCC	P-68A
ADSP-2109LKP-55	0°C to +70°C	13.824 MHz	68-Lead PLCC	P-68A

K = Commercial Temperature Range (0°C to +70°C).P = PLCC (Plastic Leaded Chip Carrier).

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com