

SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690  
1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36  
3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

- **Choice of Memory Organizations**
  - SN74V3640 – 1024 × 36 Bit
  - SN74V3650 – 2048 × 36 Bit
  - SN74V3660 – 4096 × 36 Bit
  - SN74V3670 – 8192 × 36 Bit
  - SN74V3680 – 16384 × 36 Bit
  - SN74V3690 – 32768 × 36 Bit
- **166-MHz Operation (6-ns Read/Write Cycle Time)**
- **User-Selectable Input- and Output-Port Bus Sizing**
  - ×36 in to ×36 out
  - ×36 in to ×18 out
  - ×36 in to ×9 out
  - ×18 in to ×36 out
  - ×9 in to ×36 out
- **Big-Endian/Little-Endian User-Selectable Byte Representation**
- **5-V-Tolerant Inputs**
- **Fixed, Low, First-Word Latency**
- **Zero-Latency Retransmit**
- **Master Reset Clears Entire FIFO**
- **Partial Reset Clears Data, But Retains Programmable Settings**
- **Empty, Full, and Half-Full Flags Signal FIFO Status**
- **Programmable Almost-Empty and Almost-Full Flags; Each Flag Can Default to One of Eight Preselected Offsets**
- **Selectable Synchronous/Asynchronous Timing Modes for Almost-Empty and Almost-Full Flags**
- **Program Programmable Flags by Either Serial or Parallel Means**
- **Select Standard Timing (Using  $\overline{EF}$  and  $\overline{FF}$  Flags) or First-Word Fall-Through (FWFT) Timing (Using  $\overline{OR}$  and  $\overline{IR}$  Flags)**
- **Output Enable Puts Data Outputs in High-Impedance State**
- **Easily Expandable in Depth and Width**
- **Independent Read and Write Clocks Permit Reading and Writing Simultaneously**
- **High-Performance Submicron CMOS Technology**
- **Available in 128-Pin Thin Quad Flat Pack (TQFP)**

## description

The SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, and SN74V3690 are exceptionally deep, high-speed CMOS, first-in first-out (FIFO) memories, with clocked read and write controls and a flexible bus-matching ×36/×18/×9 data flow. These FIFOs offer several key user benefits:

- Flexible ×36/×18/×9 bus matching on both read and write ports
- The period required by the retransmit operation is fixed and short.
- The first-word data-latency period, from the time the first word is written to an empty FIFO to the time it can be read, is fixed and short.
- High-density offerings up to 1 Mbit

Bus-matching synchronous FIFOs are particularly appropriate for network, video, signal processing, telecommunications, data communications, and other applications that need to buffer large amounts of data and match buses of unequal sizes.

Each FIFO has a data input port (Dn) and a data output port (Qn), both of which can assume 36-bit, 18-bit, or 9-bit width, as determined by the state of external control pins' input width (IW), output width (OW), and bus matching (BM) during the master-reset cycle.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated

**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

**PEU PACKAGE  
(TOP VIEW)**



DNC = Do not connect

**description (continued)**


The input port is controlled by write-clock (WCLK) and write-enable ( $\overline{WEN}$ ) inputs. Data is written into the FIFO on every rising edge of WCLK when  $\overline{WEN}$  is asserted. The output port is controlled by read-clock (RCLK) and read-enable ( $\overline{REN}$ ) inputs. Data is read from the FIFO on every rising edge of RCLK when  $\overline{REN}$  is asserted. An output-enable ( $\overline{OE}$ ) input is provided for 3-state control of the outputs.



**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

**functional block diagram**



**description (continued)**

The frequencies of the RCLK and WCLK signals can vary from 0 to  $f_{MAX}$ , with complete independence. There are no restrictions on the frequency of one clock input with respect to the other.

There are two possible timing modes of operation with these devices: first-word fall-through (FWFT) mode and standard mode.

In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal.  $\overline{REN}$  need not be asserted for accessing the first word. However, subsequent words written to the FIFO do require a low on  $\overline{REN}$  for access. The state of the FWFT/SI input during master reset determines the timing mode.


For applications requiring more data-storage capacity than a single FIFO can provide, the FWFT timing mode permits depth expansion by chaining FIFOs in series (i.e., the data outputs of one FIFO are connected to the corresponding data inputs of the next). No external logic is required.

In standard mode, the first word written to an empty FIFO does not appear on the data output lines unless a specific read operation is performed. A read operation, which consists of activating  $\overline{REN}$  and enabling a rising RCLK edge, shifts the word from internal memory to the data output lines.



**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003



**Figure 1. Single-Device-Configuration Signal Flow**

**description (continued)**

These FIFOs have five flag pins: empty flag or output ready ( $\overline{EF/OR}$ ), full flag or input ready ( $\overline{FF/IR}$ ), half-full flag (HF), programmable almost-empty flag (PAE), and programmable almost-full flag (PAF). The EF and FF functions are selected in standard mode. The IR and OR functions are selected in FWFT mode. HF, PAE, and PAF always are available for use, regardless of timing mode.

PAE and PAF can be programmed independently to switch at any point in memory. Programmable offsets determine the flag-switching threshold and can be loaded by parallel or serial methods. Eight default offset settings also are provided, so that PAE can be set to switch at a predefined number of locations from the empty boundary. The PAF threshold also can be set at similar predefined values from the full boundary. The default offset values are set during master reset by the state of the FSEL0, FSEL1, and LD.

For serial programming, SEN, together with LD, loads the offset registers via the serial input (SI) on each rising edge of WCLK. For parallel programming, WEN, together with LD, loads the offset registers via Dn on each rising edge of WCLK. REN, together with LD, can read the offsets in parallel from Qn on each rising edge of RCLK, regardless of whether serial parallel offset loading has been selected.

During master reset ( $\overline{MRS}$ ), the read and write pointers are set to the first location of the FIFO. The FWFT pin selects standard mode or FWFT mode.

Partial reset ( $\overline{PRS}$ ) also sets the read and write pointers to the first location of the memory. However, the timing mode, programmable-flag programming method, and default or programmed offset settings existing before partial reset remain unchanged. The flags are updated according to the timing mode and offsets in effect. PRS is useful for resetting a device in mid-operation, when reprogramming programmable flags would be undesirable.

Also, the timing modes of PAE and PAF outputs can be selected. Timing modes can be set as either asynchronous or synchronous for PAE and PAF.



**description (continued)**

If the asynchronous  $\overline{\text{PAE}}/\overline{\text{PAF}}$  configuration is selected,  $\overline{\text{PAE}}$  is asserted low on the low-to-high transition of RCLK.  $\overline{\text{PAE}}$  is reset to high on the low-to-high transition of WCLK. Similarly,  $\overline{\text{PAF}}$  is asserted low on the low-to-high transition of WCLK, and  $\overline{\text{PAF}}$  is reset to high on the low-to-high transition of RCLK.

If the synchronous  $\overline{\text{PAE}}/\overline{\text{PAF}}$  configuration is selected, the  $\overline{\text{PAE}}$  is asserted and updated on the rising edge of RCLK only, and not WCLK. Similarly,  $\overline{\text{PAF}}$  is asserted and updated on the rising edge of WCLK only, and not RCLK. The mode desired is configured during master reset by the state of the programmable flag mode (PFM).

The retransmit function allows data to be reread from the FIFO more than once. A low on the retransmit ( $\overline{\text{RT}}$ ) input during a rising RCLK edge initiates a retransmit operation by setting the read pointer to the first location of the memory array. Zero-latency retransmit timing mode can be selected using the retransmit timing mode (RM). During master reset, a low on RM selects zero-latency retransmit. A high on RM during master reset selects normal latency.

If zero-latency retransmit operation is selected, the first data word to be retransmitted is placed on the output register, with respect to the same RCLK edge that initiated the retransmit, if  $\overline{\text{RT}}$  is low.

See Figures 11 and 12 for normal latency retransmit timing. See Figures 13 and 14 for zero-latency retransmit timing.

The devices can be configured with different input and output bus widths (see Table 1).

**Table 1. Bus-Matching Configuration Modes†**

BM	IW	OW	WRITE-PORT WIDTH	READ-PORT WIDTH
L	L	L	×36	×36
H	L	L	×36	×18
H	L	H	×36	×9
H	H	L	×18	×36
H	H	H	×9	×36

† Logic levels during master reset

A big-endian/little-endian data word format is provided. This function is useful when data is written into the FIFO in long-word (×36/×18) format and read out of the FIFO in small-word (×18/×9) format. If big-endian mode is selected, the most-significant byte (MSB) (word) of the long word written into the FIFO is read out of the FIFO first, followed by the least-significant byte (LSB). If little-endian format is selected, the LSB of the long word written into the FIFO is read out first, followed by the MSB. The mode desired is configured during master reset by the state of the big-endian/little-endian ( $\overline{\text{BE}}$ ) pin (see Figure 4 for the bus-matching byte arrangement).

The interspersed/noninterspersed parity (IP) bit function allows the user to select the parity bit in the word loaded into the parallel port (D0–Dn) when programming the flag offsets. If interspersed-parity mode is selected, the FIFO assumes that the parity bit is located in bit positions D8, D17, D26, and D35 during the parallel programming of the flag offsets. If noninterspersed-parity mode is selected, D8, D17, and D26 are assumed to be valid bits, and D32, D33, D34, and D35 are ignored. Interspersed parity mode is selected during master reset by the state of the IP input. Interspersed parity control has an effect only during parallel programming of the offset registers. It does not affect data written to and read from the FIFO.

The SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, and SN74V3690 are fabricated using high-speed submicron CMOS technology, and are characterized for operation from 0°C to 70°C.

**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

**Terminal Functions**

TERMINAL NAME	I/O	DESCRIPTION
$\overline{\text{BE}}\dagger$	I	Big endian/little endian. During master reset, a low on $\overline{\text{BE}}$ selects big-endian operation. A high on $\overline{\text{BE}}$ during master reset selects little-endian format.
$\text{BM}\dagger$	I	Bus matching. BM works with IW and OW to select the bus sizes for both write and read ports (see Table 1 for bus-size configuration).
D0–D36	I	Data inputs. Data inputs for a 36-, 18-, or 9-bit bus. When in 18- or 9-bit mode, the unused input pins are in a don't-care state.
$\overline{\text{EF}}/\overline{\text{OR}}$	O	Empty flag/output ready. In standard mode, the $\overline{\text{EF}}$ function is selected. $\overline{\text{EF}}$ indicates whether the FIFO memory is empty. In FWFT mode, the $\overline{\text{OR}}$ function is selected. $\overline{\text{OR}}$ indicates whether there is valid data available at the outputs.
$\overline{\text{FF}}/\overline{\text{IR}}$	O	Full flag/input ready. In standard mode, the $\overline{\text{FF}}$ function is selected. $\overline{\text{FF}}$ indicates whether the FIFO memory is full. In FWFT mode, the $\overline{\text{IR}}$ function is selected. $\overline{\text{IR}}$ indicates whether there is space available for writing to the FIFO memory.
$\text{FSEL0}\dagger$	I	Flag-select bit 0. During master reset, FSEL0, along with FSEL1 and $\overline{\text{LD}}$ , selects the default offset values for $\overline{\text{PAE}}$ and PAF. Up to eight possible settings are available.
$\text{FSEL1}\dagger$	I	Flag-select bit 1. During master reset, FSEL1, along with FSEL0 and $\overline{\text{LD}}$ , selects the default offset values for $\overline{\text{PAE}}$ and PAF. Up to eight possible settings are available.
$\text{FWFT}/\text{SI}$	I	First-word fall-through/serial in. During master reset, FWFT/SI selects FWFT or standard mode. After master reset, FWFT/SI functions as a serial input for loading offset registers.
$\overline{\text{HF}}$	O	Half-full flag. $\overline{\text{HF}}$ indicates whether the FIFO memory is more or less than half full.
$\text{IP}\dagger$	I	Interspersed parity. During master reset, a low on IP selects noninterspersed-parity mode. A high selects interspersed-parity mode. Interspersed-parity control has an effect only during parallel programming of the offset registers. It does not effect data written to and read from the FIFO.
$\text{IW}\dagger$	I	Input width. IW, along with OW and BM, selects the bus width of the write port (see Table 1 for bus-size configuration).
$\overline{\text{LD}}$	I	Load. This is a dual-purpose pin. During master reset, the state of $\overline{\text{LD}}$ , along with FSEL0 and FSEL1, determines one of eight default offset values for $\overline{\text{PAE}}$ and PAF, along with the method by which these offset registers can be programmed, parallel or serial (see Table 2). After master reset, $\overline{\text{LD}}$ enables writing to and reading from the offset registers.
$\overline{\text{MRS}}$	I	Master reset. $\overline{\text{MRS}}$ initializes the read and write pointers to zero and sets the output register to all zeroes. During master reset, the FIFO is configured for either FWFT or standard mode, bus-matching configurations, one of eight programmable-flag default settings, serial or parallel programming of the offset settings, big-endian/little-endian format, zero-latency timing mode, interspersed parity, and synchronous versus asynchronous programmable-flag timing modes.
$\overline{\text{OE}}$	I	Output enable. $\overline{\text{OE}}$ controls the output impedance of Qn.
$\text{OW}\dagger$	I	Output width. OW, along with IW and BM, selects the bus width of the read port (see Table 1 for bus-size configuration).
$\overline{\text{PAE}}$	O	Programmable almost-empty flag. $\overline{\text{PAE}}$ goes low if the number of words in the FIFO memory is less than offset n, which is stored in the empty offset register. $\overline{\text{PAE}}$ goes high if the number of words in the FIFO memory is greater than, or equal to, offset n.
$\overline{\text{PAF}}$	O	Programmable almost-full flag. $\overline{\text{PAF}}$ goes high if the number of free locations in the FIFO memory is more than offset m, which is stored in the full offset register. $\overline{\text{PAF}}$ goes low if the number of free locations in the FIFO memory is less than, or equal to, m.
$\text{PFM}\dagger$	I	Programmable-flag mode. During master reset, a low on PFM selects asynchronous programmable-flag timing mode. A high on PFM selects synchronous programmable-flag timing mode.
$\overline{\text{PRS}}$	I	Partial reset. $\overline{\text{PRS}}$ initializes the read and write pointers to zero and sets the output register to all zeroes. During partial reset, the existing mode (standard or FWFT), programming method (serial or parallel), and programmable-flag settings are all retained.
Q0–Q35	O	Data outputs. Data outputs for a 36-, 18-, or 9-bit bus. When in 18- or 9-bit mode, the unused output pins are in a don't-care state. Outputs are not 5-V tolerant, regardless of the state of $\overline{\text{OE}}$ .
RCLK	I	Read clock. When enabled by $\overline{\text{REN}}$ , the rising edge of RCLK reads data from the FIFO memory and offsets from the programmable registers.

† Inputs should not change state after master reset.



### Terminal Functions (Continued)

TERMINAL NAME	I/O	DESCRIPTION
$\overline{\text{REN}}$	I	Read enable. $\overline{\text{REN}}$ enables RCLK for reading data from the FIFO memory and offset registers.
$\text{RM}^\dagger$	I	Retransmit latency mode. During master reset, a low on RM selects zero-latency retransmit timing mode. A high on RM selects normal-latency mode.
$\overline{\text{RT}}$	I	Retransmit. $\overline{\text{RT}}$ asserted on the rising edge of RCLK initializes the READ pointer to zero, sets the $\overline{\text{EF}}$ flag to low ( $\overline{\text{OR}}$ to high in FWFT mode) and does not disturb the write pointer, programming method, existing timing mode, or programmable-flag settings. $\overline{\text{RT}}$ is useful to reread data from the first physical location of the FIFO.
$\overline{\text{SEN}}$	I	Serial enable. $\overline{\text{SEN}}$ enables serial loading of programmable flag offsets.
WCLK	I	Write clock. When enabled by $\overline{\text{WEN}}$ , the rising edge of WCLK writes data into the FIFO and offsets into the programmable registers for parallel programming and, when enabled by $\overline{\text{SEN}}$ , the rising edge of WCLK writes one bit of data into the programmable register for serial programming.
$\overline{\text{WEN}}$	I	Write enable. $\overline{\text{WEN}}$ enables WCLK for writing data into the FIFO memory and offset registers.

<sup>†</sup> Inputs should not change state after master reset.

## detailed description

### inputs

#### data in (D0–Dn)

D0–D35 are data inputs for 36-bit-wide data. D0–D17 are data inputs for 18-bit-wide data. D0–D8 are data inputs for 9-bit-wide data.

### controls

#### master reset ( $\overline{\text{MRS}}$ )

A master reset is accomplished when  $\overline{\text{MRS}}$  is taken low. This operation sets the internal read and write pointers to the first location of the RAM array.  $\overline{\text{PAE}}$  goes low,  $\overline{\text{PAF}}$  goes high, and  $\overline{\text{HF}}$  goes high.

If FWFT/SI is low during master reset, the standard mode,  $\overline{\text{EF}}$ , and  $\overline{\text{FF}}$  are selected.  $\overline{\text{EF}}$  goes low and  $\overline{\text{FF}}$  goes high. If FWFT/SI is high, the FWFT mode,  $\overline{\text{IR}}$ , and  $\overline{\text{OR}}$  are selected.  $\overline{\text{OR}}$  goes high and  $\overline{\text{IR}}$  goes low.

All control settings, such as OW, IW, BM,  $\overline{\text{BE}}$ , RM, PFM, and IP are defined during the master reset cycle.

During a master reset, the output register is initialized to all zeroes. A master reset is required after power up, before a write operation can take place.  $\overline{\text{MRS}}$  is asynchronous.

See Figure 5 for timing information.

**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES*****partial reset ( $\overline{PRS}$ )***

A partial reset is accomplished when the  $\overline{PRS}$  input is taken to a low state. As in the case of the master reset, the internal read and write pointers are set to the first location of the RAM array,  $\overline{PAE}$  goes low,  $\overline{PAF}$  goes high, and  $\overline{HF}$  goes high.

Whichever mode is active at the time of partial reset remains selected (standard or FWFT mode). If standard mode is active,  $\overline{FF}$  goes high and  $\overline{EF}$  goes low. If the FWFT mode is active,  $\overline{OR}$  goes high and  $\overline{IR}$  goes low.

Following partial reset, all values held in the offset registers remain unchanged. The programming method (parallel or serial) active at the time of partial reset also is retained. The output register is initialized to all zeroes.  $\overline{PRS}$  is asynchronous.

A partial reset is useful for resetting the device during operation when reprogramming programmable-flag offsets might not be convenient.

See Figure 6 for timing information.

***retransmit ( $\overline{RT}$ )***

The retransmit operation allows previously read data to be accessed again. There are two modes of retransmit operation: normal latency and zero latency. There are two stages to retransmit. The first stage is a setup procedure that resets the read pointer to the first location of memory. The second stage is the actual retransmit, which consists of reading out the memory contents, starting at the beginning of the memory.

Retransmit setup is initiated by holding  $\overline{RT}$  low during a rising RCLK edge.  $\overline{REN}$  and  $\overline{WEN}$  must be high before bringing  $\overline{RT}$  low. When zero latency is utilized,  $\overline{REN}$  need not be high before bringing  $\overline{RT}$  low.

If standard mode is selected, the FIFO marks the beginning of the retransmit setup by setting  $\overline{EF}$  low. The change in level is noticeable only if  $\overline{EF}$  was high before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When  $\overline{EF}$  goes high, retransmit setup is complete and read operations can begin, starting with the first location in memory. Because standard mode is selected, every word read, including the first word following retransmit setup, requires a low on  $\overline{REN}$  to enable the rising edge of RCLK.

See Figure 11 for timing information.

If FWFT mode is selected, the FIFO marks the beginning of the retransmit setup by setting  $\overline{OR}$  high. During this period, the internal read pointer is set to the first location of the RAM array.

When  $\overline{OR}$  goes low, retransmit setup is complete. At the same time, the contents of the first location appear on the outputs. Because FWFT mode is selected, the first word appears on the outputs and no low on  $\overline{REN}$  is necessary. Reading all subsequent words requires a low on  $\overline{REN}$  to enable the rising edge of RCLK.

See Figure 12 for timing information.

In retransmit operation, zero-latency mode can be selected using the retransmit latency mode (RM) pin during a master reset. This can be applied to the standard mode and the FWFT mode.



### **first-word fall-through/serial in (FWFT/SI)**

FWFT/SI is a dual-purpose pin. During master reset, the state of the FWFT/SI input determines whether the device operates in standard or FWFT mode.

If, at the time of master reset, FWFT/SI is low, standard mode is selected. This mode uses  $\overline{EF}$  to indicate whether any words are present in the FIFO memory. It also uses  $\overline{FF}$  to indicate whether the FIFO memory has free space for writing. In standard mode, every word read from the FIFO, including the first, must be requested using  $\overline{REN}$  and RCLK.

If, at the time of master reset, FWFT/SI is high, FWFT mode is selected. This mode uses  $\overline{OR}$  to indicate whether there is valid data at the data outputs ( $Q_n$ ). It also uses  $\overline{IR}$  to indicate whether the FIFO memory has free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to  $Q_n$  after three RCLK rising edges, therefore,  $\overline{REN} = \text{low}$  is not necessary. Subsequent words must be accessed using  $\overline{REN}$  and RCLK.

After master reset, FWFT/SI acts as a serial input for loading  $\overline{PAE}$  and  $\overline{PAF}$  offsets into the programmable registers. The serial input function can be used only when the serial loading method is selected during master reset. Serial programming using the FWFT/SI pin functions the same way in both standard and FWFT modes.

### **write clock (WCLK)**

A write cycle is initiated on the rising edge of the WCLK input. Data setup and hold times must be met, with respect to the low-to-high transition of the WCLK. It is permissible to stop WCLK. Note that while WCLK is idle, the  $\overline{FF}/\overline{IR}$ ,  $\overline{PAF}$ , and  $\overline{HF}$  flags are not updated. WCLK is capable only of updating  $\overline{HF}$  flag to low. The write and read clocks can be independent or coincident.

### **write enable ( $\overline{WEN}$ )**

When  $\overline{WEN}$  is low, data may be loaded into the FIFO RAM array on the rising edge of every WCLK cycle if the device is not full. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

When  $\overline{WEN}$  is high, no new data is written in the RAM array on each WCLK cycle.

To prevent data overflow in the standard mode,  $\overline{FF}$  goes low, inhibiting further write operations. After completion of a valid read cycle,  $\overline{FF}$  goes high, allowing a write to occur.  $\overline{FF}$  is updated by two WCLK cycles +  $t_{sk}$  after the RCLK cycle.

To prevent data overflow in the FWFT mode,  $\overline{IR}$  goes high, inhibiting further write operations. After completion of a valid read cycle,  $\overline{IR}$  goes low, allowing a write to occur. The  $\overline{IR}$  flag is updated by two WCLK cycles +  $t_{sk}$  after the valid RCLK cycle.

$\overline{WEN}$  is ignored when the FIFO is full in either FWFT or standard mode.

### **read clock (RCLK)**

A read cycle is initiated on the rising edge of the RCLK input. Data can be read on the outputs, on the rising edge of the RCLK input. It is permissible to stop RCLK. While RCLK is idle, the  $\overline{EF}/\overline{OR}$ ,  $\overline{PAE}$ , and  $\overline{HF}$  flags are not updated. RCLK is capable only of updating the  $\overline{HF}$  flag to high. The write and read clocks can be independent or coincident.

**read enable ( $\overline{REN}$ )**

When  $\overline{REN}$  is low, data is loaded from the RAM array into the output register on the rising edge of every RCLK cycle, if the device is not empty.

When  $\overline{REN}$  is high, the output register holds the previous data and no new data is loaded into the output register. The data outputs Q0–Qn maintain the previous data value.

In standard mode, every word accessed at Qn, including the first word written to an empty FIFO, must be requested using  $\overline{REN}$ . When the last word has been read from the FIFO, the empty flag ( $\overline{EF}$ ) goes low, inhibiting further read operations.  $\overline{REN}$  is ignored when the FIFO is empty. Once a write is performed,  $\overline{EF}$  goes high, allowing a read to occur. The  $\overline{EF}$  flag is updated by two RCLK cycles +  $t_{sk}$  after the valid WCLK cycle.

In FWFT mode, the first word written to an empty FIFO automatically goes to the outputs Qn, on the third valid low-to-high transition of RCLK +  $t_{sk}$  after the first write.  $\overline{REN}$  need not be asserted low. In order to access all other words, a read must be executed using  $\overline{REN}$ . The RCLK low-to-high transition after the last word has been read from the FIFO and  $\overline{OR}$  goes high with a true read (RCLK with  $\overline{REN}$  = low), inhibiting further read operations.  $\overline{REN}$  is ignored when the FIFO is empty.

**serial enable ( $\overline{SEN}$ )**

The  $\overline{SEN}$  input is an enable used only for serial programming of the offset registers. The serial programming method must be selected during master reset.  $\overline{SEN}$  always is used with  $\overline{LD}$ . When these lines are both low, data at the SI input can be loaded into the program register, with one bit for each low-to-high transition of WCLK.

When  $\overline{SEN}$  is high, the programmable registers retain the previous settings and no offsets are loaded.  $\overline{SEN}$  functions the same way in standard and FWFT modes.

**output enable ( $\overline{OE}$ )**

When output enable is asserted (low), the parallel output buffers receive data from the output register. When  $\overline{OE}$  is high, the output data bus (Qn) goes into the high-impedance state.

**load ( $\overline{LD}$ )**

$\overline{LD}$  is a dual-purpose pin. During master reset, the state of the  $\overline{LD}$  input, along with FSEL0 and FSEL1, determines one of eight default offset values for the  $\overline{PAE}$  and  $\overline{PAF}$  flags, along with the method by which these offset registers can be programmed, parallel or serial (see Table 2). After master reset,  $\overline{LD}$  enables write operations to, and read operations from, the offset registers. Only the offset loading method currently selected can be used to write to the registers. Offset registers can be read only in parallel.

After master reset,  $\overline{LD}$  activates the programming process of the flag offset values  $\overline{PAE}$  and  $\overline{PAF}$ . Pulling  $\overline{LD}$  low begins a serial loading, or a parallel load, or a read of these offset values.

**bus matching (BM, IW, OW)**

BM, IW, and OW define the input and output bus widths. During master reset, the state of these pins is used to configure the device bus sizes (see Table 1 for control settings). All flags operate on the word/byte-size boundary, as defined by the selection of bus width (see Figure 4 for the bus-matching byte arrangement).

**big endian/little endian ( $\overline{BE}$ )**

During master reset, a low on  $\overline{BE}$  selects big-endian operation. A high on  $\overline{BE}$  during master reset selects little-endian format. This function is useful when the following input-to-output bus widths are implemented: ×36 to ×18, ×36 to ×9, ×18 to ×36, and ×9 to ×36. If big-endian mode is selected, the MSB (word) of the long word written into the FIFO is read out of the FIFO first, followed by the LSB. If little-endian format is selected, the LSB of the long word written into the FIFO is read out first, followed by the MSB. The desired mode is configured during master reset by the state of  $\overline{BE}$  (see Figure 4 for bus-matching byte arrangement).

### ***programmable-flag mode (PFM)***

During master reset, a low on PFM selects asynchronous programmable-flag timing mode. A high on PFM selects synchronous programmable-flag timing mode. If asynchronous  $\overline{\text{PAE}}/\overline{\text{PAF}}$  configuration is selected (PFM low during  $\overline{\text{MRS}}$ ),  $\overline{\text{PAE}}$  is asserted low on the low-to-high transition of RCLK.  $\overline{\text{PAE}}$  is reset to high on the low-to-high transition of WCLK. Similarly,  $\overline{\text{PAF}}$  is asserted low on the low-to-high transition of WCLK, and  $\overline{\text{PAF}}$  is reset to high on the low-to-high transition of RCLK.

If synchronous  $\overline{\text{PAE}}/\overline{\text{PAF}}$  configuration is selected (PFM high during  $\overline{\text{MRS}}$ ),  $\overline{\text{PAE}}$  is asserted and updated on the rising edge of RCLK only, and not WCLK. Similarly,  $\overline{\text{PAF}}$  is asserted and updated on the rising edge of WCLK only and not RCLK. The mode desired is configured during master reset by the state of the PFM.

### ***interspersed parity (IP)***

During master reset, a low on IP selects noninterspersed-parity mode. A high selects interspersed-parity mode. The IP bit function allows the user to select the parity bit in the word loaded into the parallel port (D0–Dn) when programming the flag offsets. If interspersed-parity mode is selected, the FIFO assumes that the parity bits are located in bit positions D8, D17, D26, and D35 during the parallel programming of the flag offsets. If noninterspersed-parity mode is selected, D8, D17, and D28 are assumed to be valid bits and D32, D33, D34, and D35 are ignored. IP mode is selected during master reset by the state of the IP input pin. Interspersed-parity control has an effect only during parallel programming of the offset registers. It does not affect the data written to, and read from, the FIFO.

## **outputs**

### ***full flag/input ready ( $\overline{\text{FF}}/\overline{\text{IR}}$ )***

$\overline{\text{FF}}/\overline{\text{IR}}$  is a dual-purpose pin. In standard mode, the  $\overline{\text{FF}}$  function is selected. When the FIFO is full,  $\overline{\text{FF}}$  goes low, inhibiting further write operations. When  $\overline{\text{FF}}$  is high, the FIFO is not full. If no reads are performed after a reset (either  $\overline{\text{MRS}}$  or  $\overline{\text{PRS}}$ ),  $\overline{\text{FF}}$  goes low after D writes to the FIFO (D = 1024 for the SN74V3640, D = 2048 for the SN74V3650, D = 4096 for the SN74V3660, D = 8192 for the SN74V3670, D = 16384 for the SN74V3680, and D = 32768 for the SN74V3690).

See Figure 7 for timing information.

In FWFT mode, the  $\overline{\text{IR}}$  function is selected.  $\overline{\text{IR}}$  goes low when memory space is available for writing in data. When there is no longer any free space left,  $\overline{\text{IR}}$  goes high, inhibiting further write operations. If no reads are performed after a reset (either  $\overline{\text{MRS}}$  or  $\overline{\text{PRS}}$ ),  $\overline{\text{IR}}$  goes high after D writes to the FIFO (D = 1025 for the SN74V3640, D = 2049 for the SN74V3650, D = 4097 for the SN74V3660, D = 8193 for the SN74V3670, D = 16385 for the SN74V3680, and D = 32769 for the SN74V3690).

See Figure 9 for timing information.

The  $\overline{\text{IR}}$  status not only measures the contents of the FIFO memory, but also counts the presence of a word in the output register. Thus, in FWFT mode, the total number of writes necessary to deassert  $\overline{\text{IR}}$  is one greater than needed to assert  $\overline{\text{FF}}$  in standard mode.

$\overline{\text{FF}}/\overline{\text{IR}}$  is synchronous and updated on the rising edge of WCLK.  $\overline{\text{FF}}/\overline{\text{IR}}$  are double register-buffered outputs.

**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

**empty flag/output ready ( $\overline{EF}/\overline{OR}$ )**

$\overline{EF}/\overline{OR}$  is a dual-purpose pin. In the standard mode, the  $\overline{EF}$  function is selected. When the FIFO is empty,  $\overline{EF}$  goes low, inhibiting further read operations. When  $\overline{EF}$  is high, the FIFO is not empty.

See Figure 8 for timing information.

In FWFT mode, the  $\overline{OR}$  function is selected.  $\overline{OR}$  goes low at the same time the first word written to an empty FIFO appears valid on the outputs.  $\overline{OR}$  stays low after the RCLK low-to-high transition that shifts the last word from the FIFO memory to the outputs.  $\overline{OR}$  goes high only with a true read (RCLK with  $\overline{REN} = \text{low}$ ). The previous data stays at the outputs, indicating the last word was read. Further data reads are inhibited until  $\overline{OR}$  goes low again.

See Figure 10 for timing information.

$\overline{EF}/\overline{OR}$  is synchronous and updated on the rising edge of RCLK.

In standard mode,  $\overline{EF}$  is a double register-buffered output. In FWFT mode,  $\overline{OR}$  is a triple register-buffered output.

**programmable almost-full flag ( $\overline{PAF}$ )**

$\overline{PAF}$  goes low when the FIFO reaches the almost-full condition. In standard mode, if no reads are performed after reset (MRS),  $\overline{PAF}$  goes low after  $(D - m)$  words are written to the FIFO. The  $\overline{PAF}$  goes low after  $(1024 - m)$  writes for the SN74V3640,  $(2048 - m)$  writes for the SN74V3650,  $(4096 - m)$  writes for the SN74V3660,  $(8192 - m)$  writes for the SN74V3670,  $(16384 - m)$  writes for the SN74V3680, and  $(32768 - m)$  writes for the SN74V3690. The offset  $m$  is the full offset value. The default setting for this value is shown in Table 2.

In FWFT mode,  $\overline{PAF}$  goes low after  $(1025 - m)$  writes for the SN74V3640,  $(2049 - m)$  writes for the SN74V3650,  $(4097 - m)$  writes for the SN74V3660,  $(8193 - m)$  writes for the SN74V3670,  $(16385 - m)$  writes for the SN74V3680, and  $(32769 - m)$  writes for the SN74V3690. The offset  $m$  is the full offset value. The default setting for this value is shown in Table 2.

See Figure 18 for timing information.

If the asynchronous  $\overline{PAF}$  configuration is selected,  $\overline{PAF}$  is asserted low on the low-to-high transition of WCLK.  $\overline{PAF}$  is reset to high on the low-to-high transition of RCLK. If the synchronous  $\overline{PAF}$  configuration is selected,  $\overline{PAF}$  is updated on the rising edge of WCLK.

See Figure 20 for timing information.

**programmable almost-empty flag ( $\overline{PAE}$ )**

$\overline{PAE}$  goes low when the FIFO reaches the almost-empty condition. In standard mode,  $\overline{PAE}$  goes low when there are  $n$  words, or fewer, in the FIFO. The offset  $n$  is the empty offset value. The default setting for this value is shown in Table 2.

In FWFT mode,  $\overline{PAE}$  goes low when there are  $n + 1$  words, or fewer, in the FIFO. The default setting for this value is shown in Table 2.

See Figure 19 for timing information.

If the asynchronous  $\overline{PAE}$  configuration is selected,  $\overline{PAE}$  is asserted low on the low-to-high transition of RCLK.  $\overline{PAE}$  is reset to high on the low-to-high transition of WCLK. If the synchronous  $\overline{PAE}$  configuration is selected,  $\overline{PAE}$  is updated on the rising edge of RCLK.

See Figure 21 for timing information.



---

### **half-full flag ( $\overline{HF}$ )**

$\overline{HF}$  indicates a half-full FIFO. The rising WCLK edge that fills the FIFO beyond half-full sets  $\overline{HF}$  low. The flag remains low until the difference between the write and read pointers becomes less than, or equal to, one-half of the total depth of the device. The rising RCLK edge that accomplishes this condition sets  $\overline{HF}$  high.

In standard mode, if no reads are performed after reset ( $\overline{MRS}$  or  $\overline{PRS}$ ),  $\overline{HF}$  goes low after  $(D/2 + 1)$  writes to the FIFO, where  $D = 1024$  for the SN74V3640,  $D = 2048$  for the SN74V3650,  $D = 4096$  for the SN74V3660,  $D = 8192$  for the SN74V3670,  $D = 16384$  for the SN74V3680, and  $D = 32768$  for the SN74V3690.

In FWFT mode, if no reads are performed after reset ( $\overline{MRS}$  or  $\overline{PRS}$ ),  $\overline{HF}$  goes low after  $[(D - 1)/2] + 2$  writes to the FIFO, where  $D = 1025$  for the SN74V3640,  $D = 2049$  for the SN74V3650,  $D = 4097$  for the SN74V3660,  $D = 8193$  for the SN74V3670,  $D = 16385$  for the SN74V3680, and  $D = 32769$  for the SN74V3690.

See Figure 22 for timing information. Because  $\overline{HF}$  is updated by both RCLK WCLK, it is considered asynchronous.

### **data outputs ( $Q0$ - $Qn$ )**

$Q0$ – $Q35$  are data outputs for 36-bit-wide data.  $Q0$ – $Q17$  are data outputs for 18-bit-wide data.  $Q0$ – $Q8$  are data outputs for 9-bit-wide data.

**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$	–0.5 V to 4.5 V
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Storage temperature range, $T_{stg}$	–55°C to 125°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**recommended operating conditions**

	MIN	TYP	MAX	UNIT
$V_{CC}$ Supply voltage (see Note 1)	3.15	3.3	3.45	V
GND Supply voltage	0	0	0	V
$V_{IH}$ High-level input voltage (see Note 2)	2		5.5	V
$V_{IL}$ Low-level input voltage (see Note 3)			0.8	V
$T_A$ Operating free-air temperature	0		70	°C

- NOTES: 1.  $V_{CC} = 3.3\text{ V} \pm 0.15\text{ V}$ , JEDEC JESD8-A compliant  
 2. Outputs are not 5-V tolerant.  
 3. 1.5-V undershoots are allowed for 10 ns once per cycle.

**electrical characteristics over recommended operating conditions,  $t_{CLK} = 6\text{ ns}$ ,  $7.5\text{ ns}$ ,  $10\text{ ns}$ , and  $15\text{ ns}$  (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	$I_{OH} = -2\text{ mA}$	2.4			V
$V_{OL}$	$I_{OL} = 8\text{ mA}$			0.4	V
$I_I$	$V_I = V_{CC}$ to 0.4 V			±1	µA
$I_{OZ}$	$\overline{OE} \geq V_{IH}$ , $V_O = V_{CC}$ to 0.4 V			±10	µA
$I_{CC1}$	See Notes 4, 5, and 6			40	mA
$I_{CC2}$	See Notes 4 and 7			15	mA
$C_{IN}$	$V_I = 0$ , $T_A = 25^\circ\text{C}$ , $f = 1\text{ MHz}$			10	pF
$C_{OUT}$	$V_O = 0$ , $T_A = 25^\circ\text{C}$ , $f = 1\text{ MHz}$ , Output deselected ( $\overline{OE} \geq V_{IH}$ )			10	pF

- NOTES: 4. Tested with outputs open ( $I_{OUT} = 0$ )  
 5. RCLK and WCLK switch at 20 MHz and data inputs switch at 10 MHz.  
 6. Typical  $I_{CC1} = 4.2 + 1.4 \times f_S + 0.02 \times C_L \times f_S$  (in mA), with  $V_{CC} = 3.3\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $f_S = \text{WCLK frequency} = \text{RCLK frequency}$  (in MHz, using TTL levels), data switching at  $f_S/2$ ,  $C_L = \text{capacitive load}$  (in pF)  
 7. All inputs = ( $V_{CC} - 0.2\text{ V}$ ) or ( $\text{GND} + 0.2\text{ V}$ ), except RCLK and WCLK,  $T_A = 25^\circ\text{C}$ , which switch at 20 MHz.



**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

**timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figure 2 through Figure 22)†**


	SN74V3640-6		SN74V3640-7		SN74V3640-10		SN74V3640-15		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub> Clock cycle frequency	166		133.3		100		66.7		MHz
t <sub>A</sub> Data access time	2	4.5	2	5	2	6.5	2	10	ns
t <sub>CLK</sub> Clock cycle time	6		7.5		10		15		ns
t <sub>CLKH</sub> Clock high time	2.5		3.5		4.5		6		ns
t <sub>CLKL</sub> Clock low time	2.5		3.5		4.5		6		ns
t <sub>DS</sub> Data setup time	1.5		2.5		3.5		4		ns
t <sub>DH</sub> Data hold time	0.5		0.5		0.5		1		ns
t <sub>ENS</sub> Enable setup time	1.5		2.5		3.5		4		ns
t <sub>ENH</sub> Enable hold time	0.5		0.5		0.5		1		ns
t <sub>LDS</sub> Load setup time	2		3.5		3.5		4		ns
t <sub>LDH</sub> Load hold time	0		0.5		0.5		1		ns
t <sub>RS</sub> Reset pulse duration‡	10		10		10		15		ns
t <sub>RSS</sub> Reset setup time	15		15		15		15		ns
t <sub>RSR</sub> Reset recovery time	10		10		10		15		ns
t <sub>RSF</sub> Reset to flag and output time	15		15		15		15		ns
t <sub>RTS</sub> Retransmit setup time	2		3.5		3.5		4		ns
t <sub>OLZ</sub> Output enable to output in low impedance	0		0		0		0		ns
t <sub>OE</sub> Output enable to output valid	2	4.5	2	6	2	6	2	8	ns
t <sub>OHZ</sub> Output enable to output in high impedance	2	4.5	2	6	2	6	2	8	ns
t <sub>WFF</sub> Write clock to $\overline{FF}$ or $\overline{IR}$	4.5		5		6.5		10		ns
t <sub>REF</sub> Read clock to $\overline{EF}$ or $\overline{OR}$	4.5		5		6.5		10		ns
t <sub>PAFA</sub> Clock to asynchronous $\overline{PAF}$	8.5		12.5		16		20		ns
t <sub>PAFS</sub> Write clock to synchronous $\overline{PAF}$	4.5		5		6.5		10		ns
t <sub>PAEA</sub> Clock to asynchronous $\overline{PAE}$	8.5		12.5		16		20		ns
t <sub>PAES</sub> Read clock to synchronous $\overline{PAE}$	4.5		5		6.5		10		ns
t <sub>HF</sub> Clock to $\overline{HF}$	9		12.5		16		20		ns
t <sub>sk1</sub> Skew time between read clock and write clock for $\overline{EF}/\overline{OR}$ and $\overline{FF}/\overline{IR}$	4.5		5		7		9		ns
t <sub>sk2</sub> Skew time between read clock and write clock for $\overline{PAE}$ and $\overline{PAF}$	4.5		7		10		14		ns

† All ac timings apply to standard mode and FWFT mode.

‡ Pulse durations less than minimum values are not allowed.



**PARAMETER MEASUREMENT INFORMATION**



NOTES: A. For 133-MHz operation, input rise/fall times are 1.5 ns.  
 B. Includes probe and jig capacitance

**Figure 2. Load Circuits**

**functional description**

**timing modes: FWFT mode vs standard mode**

The SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, and SN74V3690 support two different timing modes of operation: standard mode or FWFT mode. The mode is selected during master reset by the state of the FWFT/SI input.

If, at the time of master reset, FWFT/SI is low, standard mode is selected. This mode uses  $\overline{EF}$  to indicate whether any words are present in the FIFO. It also uses  $\overline{FF}$  to indicate whether the FIFO has any free space for writing. In standard mode, every word read from the FIFO, including the first word, must be requested using  $\overline{REN}$  and RCLK.

If, at the time of master reset, FWFT/SI is high, FWFT mode is selected. This mode uses  $\overline{OR}$  to indicate whether valid data is at the data outputs (Qn). It also uses  $\overline{IR}$  to indicate whether the FIFO has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Qn after three RCLK rising edges;  $\overline{REN} = \text{low}$  is not necessary. Subsequent words must be accessed using  $\overline{REN}$  and RCLK.

Various signals (both input and output) operate differently, depending on which timing mode is in effect.



### FWFT mode

In FWFT mode, status flags  $\overline{IR}$ ,  $\overline{PAF}$ ,  $\overline{HF}$ ,  $\overline{PAE}$ , and  $\overline{OR}$  operate as outlined in Table 4. To write data into the FIFO,  $\overline{WEN}$  must be low. Data presented to the DATA IN lines is clocked into the FIFO on subsequent transitions of WCLK. After the first write is performed, the  $\overline{OR}$  flag goes low. Subsequent writes continue to fill the FIFO.  $\overline{PAE}$  goes high after  $n + 2$  words have been loaded into the FIFO, where  $n$  is the empty offset value. The default settings for these values are shown in Table 2, and are user programmable.

If one continues to write data into the FIFO and assumes no read operations are taking place,  $\overline{HF}$  switches to low once the 514th word for the SN74V3640, 1026th word for the SN74V3650, 2050th word for the SN74V3660, 4098th word for the SN74V3670, 8194th word for the SN74V3680, and 16386th word for the SN74V3690, are written into the FIFO. Continuing to write data into the FIFO causes  $\overline{PAF}$  to go low. If no reads are performed,  $\overline{PAF}$  goes low after  $(1025 - m)$  writes for the SN74V3640,  $(2049 - m)$  writes for the SN74V3650,  $(4097 - m)$  writes for the SN74V3660,  $(8193 - m)$  writes for the SN74V3670,  $(16385 - m)$  writes for the SN74V3680, and  $(32769 - m)$  writes for the SN74V3690, where  $m$  is the full offset value. The default setting for these values is shown in Table 2.

When the FIFO is full, the  $\overline{IR}$  flag goes high, inhibiting further write operations. If no reads are performed after a reset,  $\overline{IR}$  goes high after  $D$  writes to the FIFO.  $D = 1025$  writes for the SN74V3640,  $D = 2049$  writes for the SN74V3650,  $D = 4097$  writes for the SN74V3660,  $D = 8193$  writes for the SN74V3670,  $D = 16385$  writes for the SN74V3680, and  $D = 32769$  writes for the SN74V3690. Note that the additional word in FWFT mode is due to the capacity of the memory plus output register.

If the FIFO is full, the first read operation causes the  $\overline{IR}$  flag to go low. Subsequent read operations cause  $\overline{PAF}$  and  $\overline{HF}$  to go high at the conditions described in Table 4. If further read operations occur without write operations,  $\overline{PAE}$  goes low when there are  $n + 1$  words in the FIFO, where  $n$  is the empty offset value. Continuing read operations causes the FIFO to become empty. When the last word has been read from the FIFO,  $\overline{OR}$  goes high, inhibiting further read operations.  $\overline{REN}$  is ignored when the FIFO is empty.

When configured in FWFT mode, the  $\overline{OR}$  flag output is triple register buffered, and the  $\overline{IR}$  flag output is double register buffered.

See Figures 9, 10, 12, and 14 for timing information.

### standard mode

In standard mode, status flags  $\overline{FF}$ ,  $\overline{PAF}$ ,  $\overline{HF}$ ,  $\overline{PAE}$ , and  $\overline{EF}$  operate as outlined in Table 3. To write data into the FIFO,  $\overline{WEN}$  must be low. Data presented to the DATA IN lines is clocked into the FIFO on subsequent transitions of WCLK. After the first write is performed,  $\overline{EF}$  goes high. Subsequent writes continue to fill the FIFO.  $\overline{PAE}$  goes high after  $n + 1$  words have been loaded into the FIFO, where  $n$  is the empty offset value. The default setting for these values is shown in Table 2. This parameter is also user programmable.

If one continues to write data into the FIFO and assumes no read operations are taking place,  $\overline{HF}$  switches to low after the 513rd word for SN74V3640, 1025th word for SN74V3650, 2049th word for SN74V3660, 4097th word for SN74V3670, 8193th word for the SN74V3680, and 16385th word for the SN74V3690 are written into the FIFO. Continuing to write data into the FIFO causes  $\overline{PAF}$  to go low. If no reads are performed,  $\overline{PAF}$  goes low after  $(1024 - m)$  writes for the SN74V3640,  $(2048 - m)$  writes for the SN74V3650,  $(4096 - m)$  writes for the SN74V3660,  $(8192 - m)$  writes for the SN74V3670,  $(16384 - m)$  writes for the SN74V3680, and  $(32768 - m)$  writes for the SN74V3690. Offset  $m$  is the full offset value. The default setting for these values is in the footnote of Table 2. This parameter is also user programmable.

When the FIFO is full,  $\overline{FF}$  goes low, inhibiting further write operations. If no reads are performed after a reset,  $\overline{FF}$  goes low after  $D$  writes to the FIFO.  $D = 1024$  writes for the SN74V3640,  $D = 2048$  writes for the SN74V3650,  $D = 4096$  writes for the SN74V3660,  $D = 8192$  writes for the SN74V3670,  $D = 16384$  writes for the SN74V3680, and  $D = 32768$  writes for the SN74V3690.

**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

**standard mode (continued)**

If the FIFO is full, the first read operation causes  $\overline{FF}$  to go high. Subsequent read operations cause  $\overline{PAF}$  and  $\overline{HF}$  to go high at the conditions described in Table 3. If further read operations occur without write operations,  $\overline{PAE}$  goes low when there are n words in the FIFO, where n is the empty offset value. Continuing read operations causes the FIFO to become empty. When the last word has been read from the FIFO,  $\overline{EF}$  goes low, inhibiting further read operations.  $\overline{REN}$  is ignored when the FIFO is empty.

When configured in standard mode, the  $\overline{EF}$  and  $\overline{FF}$  outputs are register-buffered outputs.

See Figures 7, 8, 11, and 13 for timing information.

**Table 2. Default Programmable Flag Offsets**

SN74V3640, SN74V3650				SN74V3660, SN74V3670, SN74V3680, SN74V3690			
$\overline{LD}$	FSEL1	FSEL0	OFFSETS (n, m) <sup>†</sup>	$\overline{LD}$	FSEL1	FSEL0	OFFSETS (n, m) <sup>†</sup>
L	H	L	511	H	L	L	1,023
L	L	H	255	L	H	L	511
L	L	L	127	L	L	H	255
L	H	H	63	L	L	L	127
H	L	L	31	L	H	H	63
H	H	L	15	H	H	L	31
H	L	H	7	H	L	H	15
H	H	H	3	H	H	H	7
			<b>PROGRAM MODE</b>				<b>PROGRAM MODE</b>
H	X	X	Serial <sup>‡</sup>	H	X	X	Serial <sup>‡</sup>
L	X	X	Parallel <sup>§</sup>	L	X	X	Parallel <sup>§</sup>

<sup>†</sup> n = empty offset for  $\overline{PAE}$ , m = full offset for  $\overline{PAF}$

<sup>‡</sup> As well as selecting serial programming mode, one of the default values also is loaded, depending on the state of FSEL0 and FSEL1.

<sup>§</sup> As well as selecting parallel programming mode, one of the default values also is loaded, depending on the state of FSEL0 and FSEL1.

**programming flag offsets**

Full and empty flag offset values are user programmable. The SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, and SN74V3690 have internal registers for these offsets. Eight default offset values are selectable during master reset. These offset values are shown in Table 2. Offset values can also be programmed into the FIFO by serial or parallel loading. The loading method is selected using  $\overline{LD}$ . During master reset, the state of the  $\overline{LD}$  input determines whether serial or parallel flag offset programming is enabled. A high on  $\overline{LD}$  during master reset selects serial loading of offset values. A low on  $\overline{LD}$  during master reset selects parallel loading of offset values.

In addition to loading offset values into the FIFO, it is also possible to read the current offset values. Offset values can be read via the parallel output port Q0–Qn, regardless of the programming mode selected (serial or parallel). It is not possible to read the offset values in serial fashion.

Figure 3 summarizes the control pins and sequence for both serial and parallel programming modes. A more detailed description is given in the following paragraphs.

The offset registers may be programmed (and reprogrammed) any time after master reset, regardless of whether serial or parallel programming has been selected. Valid programming ranges are from 0 to D – 1.



**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

**synchronous vs asynchronous programmable flag timing selection**

The SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, and SN74V3690 can be configured during the master reset cycle, with either synchronous or asynchronous timing for  $\overline{\text{PAF}}$  and  $\overline{\text{PAE}}$ , by use of the PFM pin.

If synchronous  $\overline{\text{PAF}}/\overline{\text{PAE}}$  configuration is selected (PFM high during  $\overline{\text{MRS}}$ ),  $\overline{\text{PAF}}$  is asserted and updated on the rising edge of WCLK only and not RCLK. Similarly,  $\overline{\text{PAE}}$  is asserted and updated on the rising edge of RCLK only, and not WCLK (see Figure 17 for synchronous  $\overline{\text{PAF}}$  timing and Figure 18 for synchronous  $\overline{\text{PAE}}$  timing).

If asynchronous  $\overline{\text{PAF}}/\overline{\text{PAE}}$  configuration is selected (PFM low during  $\overline{\text{MRS}}$ ),  $\overline{\text{PAF}}$  is asserted low on the low-to-high transition of WCLK, and  $\overline{\text{PAF}}$  is reset to high on the low-to-high transition of RCLK. Similarly,  $\overline{\text{PAE}}$  is asserted low on the low-to-high transition of RCLK.  $\overline{\text{PAE}}$  is reset to high on the low-to-high transition of WCLK.

See Figure 19 for asynchronous  $\overline{\text{PAF}}$  timing and Figure 20 for asynchronous  $\overline{\text{PAE}}$  timing.

**Table 3. Status Flags for Standard Mode**

Number of Words in FIFO (see Note 8)	SN74V3640	SN74V3650	SN74V3660	SN74V3670	$\overline{\text{FF}}$	$\overline{\text{PAF}}$	$\overline{\text{HF}}$	$\overline{\text{PAE}}$	$\overline{\text{EF}}$
	0	0	0	0	H	H	H	L	L
	1 to n	1 to n	1 to n	1 to n	H	H	H	L	H
	(n + 1) to 512	(n + 1) to 1024	(n + 1) to 2048	(n + 1) to 4096	H	H	H	H	H
	513 to [1024 – (m + 1)]	1025 to [2048 – (m + 1)]	2049 to [4096 – (m + 1)]	4097 to [8192 – (m + 1)]	H	H	L	H	H
	(1024 – m) to 1023	(2048 – m) to 2047	(4096 – m) to 4095	(8192 – m) to 8191	H	L	L	H	H
	1024	2048	4096	8192	L	L	L	H	H

Number of Words in FIFO (see Note 8)	SN74V3680	SN74V3690	$\overline{\text{FF}}$	$\overline{\text{PAF}}$	$\overline{\text{HF}}$	$\overline{\text{PAE}}$	$\overline{\text{EF}}$
	0	0	H	H	H	L	L
	1 to n	1 to n	H	H	H	L	H
	(n + 1) to 8192	(n + 1) to 16384	H	H	H	H	H
	8193 to [16384 – (m + 1)]	16385 to [32768 – (m + 1)]	H	H	L	H	H
	(16384 – m) to 16383	(32768 – m) to 32767	H	L	L	H	H
	16384	32768	L	L	L	H	H

NOTE 8: See Table 2 for values for n, m.



**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

**Table 4. Status Flags for FWFT Mode**

Number of Words in FIFO (see Note 8)	SN74V3640	SN74V3650	SN74V3660	SN74V3670	$\overline{\text{IR}}$	$\overline{\text{PAF}}$	$\overline{\text{HF}}$	$\overline{\text{PAE}}$	$\overline{\text{OR}}$
	0	0	0	0	L	H	H	L	H
	1 to (n + 1)	1 to (n + 1)	1 to (n + 1)	1 to (n + 1)	L	H	H	L	L
	(n + 2) to 513	(n + 2) to 1025	(n + 2) to 2049	(n + 2) to 4097	L	H	H	H	L
	514 to [1025 – (m + 1)]	1026 to [2049 – (m + 1)]	2050 to [4097 – (m + 1)]	4098 to [8193 – (m + 1)]	L	H	L	H	L
	(1025 – m) to 1024	(2049 – m) to 2048	(4097 – m) to 4096	(8193 – m) to 8192	L	L	L	H	L
	1025	2049	4097	8193	H	L	L	H	L

Number of Words in FIFO (see Note 8)	SN74V3680	SN74V3690	$\overline{\text{IR}}$	$\overline{\text{PAF}}$	$\overline{\text{HF}}$	$\overline{\text{PAE}}$	$\overline{\text{OR}}$
	0	0	L	H	H	L	H
	1 to (n + 1)	1 to (n + 1)	L	H	H	L	L
	(n + 2) to 8193	(n + 2) to 16385	L	H	H	H	L
	8194 to [16385 – (m + 1)]	16386 to [32769 – (m + 1)]	L	H	L	H	L
	(16385 – m) to 16384	(32769 – m) to 32768	L	L	L	H	L
	16385	32769	H	L	L	H	L

NOTE 8: See Table 2 for values for n, m.

$\overline{\text{LD}}$	$\overline{\text{WEN}}$	$\overline{\text{REN}}$	$\overline{\text{SEN}}$	WCLK	RCLK	SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690
0	0	1	1	↑	X	Parallel write to registers: Empty offset (LSB) Empty offset (MSB) Full offset (LSB) Full offset (MSB)
0	1	0	1	X	↑	Parallel read from registers: Empty offset (LSB) Empty offset (MSB) Full offset (LSB) Full offset (MSB)
0	1	1	0	↑	X	Serial shift into registers: 20 bits for the SN74V3640 22 bits for the SN74V3650 24 bits for the SN74V3660 26 bits for the SN74V3670 28 bits for the SN74V3680 30 bits for the SN74V3690 1 bit for each rising WCLK edge, starting with empty offset (LSB) ending with full offset (MSB)
X	1	1	1	X	X	No operation
1	0	X	X	↑	X	Write memory
1	X	0	X	X	↑	Read memory
1	1	1	X	X	X	No operation

- NOTES: A. The programming method can be selected only at master reset.  
 B. Parallel reading of the offset registers is always permitted, regardless of which programming method has been selected.  
 C. The programming sequence applies to FWFT and standard modes.

**Figure 3. Programmable Flag Offset Programming Sequence**



**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

**1st Parallel Offset Write/Read Cycle**

D/Q35		D/Q15					Data Inputs/Outputs										D/Q8		D/Q0			
EMPTY OFFSET REGISTER (PAE) BIT LOCATIONS																						
X		X	X	X	X	X	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Noninterspersed Parity
X		X	X	X	X	15	14	13	12	11	10	9	X	8	7	6	5	4	3	2	1	Interspersed Parity

**2nd Parallel Offset Write/Read Cycle**

D/Q35		D/Q17					Data Inputs/Outputs										D/Q8		D/Q0			
FULL OFFSET REGISTER (PAF) BIT LOCATIONS																						
X		X	X	X	X	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Noninterspersed Parity
X		X	X	X	16	15	14	13	12	11	10	9	X	8	7	6	5	4	3	2	1	Interspersed Parity

×36 Bus Width

**1st Parallel Offset Write/Read Cycle**

D/Q17		D/Q15					Data Inputs/Outputs										D/Q8		D/Q0		
EMPTY OFFSET (LSB) REGISTER (PAE) BIT LOCATIONS																					
X	X	X	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Noninterspersed Parity			
	X	15	14	13	12	11	10	9	X	8	7	6	5	4	3	2	1	Interspersed Parity			

D/Q8

**2nd Parallel Offset Write/Read Cycle**

D/Q17		D/Q15					Data Inputs/Outputs										D/Q8		D/Q0		
FULL OFFSET (LSB) REGISTER (PAF) BIT LOCATIONS																					
X	X	X	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Noninterspersed Parity			
	X	15	14	13	12	11	10	9	X	8	7	6	5	4	3	2	1	Interspersed Parity			

D/Q8

×18 Bus Width

**Number of bits used:**

10 bits for the SN74V3640  
 11 bits for the SN74V3650  
 12 bits for the SN74V3660  
 13 bits for the SN74V3670  
 14 bits for the SN74V3680  
 15 bits for the SN74V3690  
 Note: All unused bits of the  
 LSB and MSB are don't care.

**Figure 3. Programmable Flag Offset Programming Sequence (Continued)**

**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

**1st Parallel Offset Write/Read Cycle**

D/Q8									D/Q0
<b>EMPTY OFFSET REGISTER (<math>\overline{\text{PAE}}</math>) BIT LOCATIONS</b>									
X	8	7	6	5	4	3	2	1	

**2nd Parallel Offset Write/Read Cycle**

D/Q8									D/Q0
<b>EMPTY OFFSET REGISTER (<math>\overline{\text{PAE}}</math>) BIT LOCATIONS</b>									
X	16	15	14	13	12	11	10	9	

**3rd Parallel Offset Write/Read Cycle**

D/Q8									D/Q0
<b>FULL OFFSET REGISTER (<math>\overline{\text{PAF}}</math>) BIT LOCATIONS</b>									
X	8	7	6	5	4	3	2	1	

**4th Parallel Offset Write/Read Cycle**

D/Q8									D/Q0
<b>FULL OFFSET REGISTER (<math>\overline{\text{PAF}}</math>) BIT LOCATIONS</b>									
X	16	15	14	13	12	11	10	9	

**×9 Bus Width**

**Number of bits used:**  
 10 bits for the SN74V3640  
 11 bits for the SN74V3650  
 12 bits for the SN74V3660  
 13 bits for the SN74V3670  
 14 bits for the SN74V3680  
 15 bits for the SN74V3690  
 Note: All unused bits of the  
 LSB and MSB are don't care.

**Figure 3. Programmable Flag Offset Programming Sequence (Continued)**

**serial programming mode**

If the serial programming mode has been selected as described previously, programming of  $\overline{\text{PAE}}$  and  $\overline{\text{PAF}}$  values can be achieved by using a combination of the  $\overline{\text{LD}}$ ,  $\overline{\text{SEN}}$ , WCLK, and SI inputs. Programming  $\overline{\text{PAE}}$  and  $\overline{\text{PAF}}$  proceeds as follows. When  $\overline{\text{LD}}$  and  $\overline{\text{SEN}}$  are set low, data on the SI input are written, one bit for each WCLK rising edge, starting with the empty offset LSB and ending with the full offset MSB. This makes a total of 20 bits for the SN74V3640, 22 bits for the SN74V3650, 24 bits for the SN74V3660, 26 bits for the SN74V3670, 28 bits for the SN74V3680, and 30 bits for the SN74V3690.

See Figure 15 for the timing information.

Using the serial method, individual registers cannot be programmed selectively.  $\overline{\text{PAE}}$  and  $\overline{\text{PAF}}$  can show a valid status only after the complete set of bits (for all offset registers) has been entered. The registers can be reprogrammed, as long as the complete set of new offset bits is entered. When  $\overline{\text{LD}}$  is low and  $\overline{\text{SEN}}$  is high, no serial write to the registers can occur.



### **serial programming mode (continued)**

Write operations to the FIFO are allowed before and during the serial programming sequence. In this case, the programming of all offset bits need not occur at once. A select number of bits can be written to the SI input and then, by bringing  $\overline{\text{LD}}$  and  $\overline{\text{SEN}}$  high, data can be written to FIFO memory via Dn by switching  $\overline{\text{WEN}}$ . When  $\overline{\text{WEN}}$  is brought high with  $\overline{\text{LD}}$  and  $\overline{\text{SEN}}$  restored to a low, the next offset bit in sequence is written to the registers via SI. If an interruption of serial programming is desired, it is sufficient either to set  $\overline{\text{LD}}$  low and deactivate  $\overline{\text{SEN}}$ , or to set  $\overline{\text{SEN}}$  low and deactivate  $\overline{\text{LD}}$ . When  $\overline{\text{LD}}$  and  $\overline{\text{SEN}}$  are restored to a low level, serial offset programming continues.

From the time serial programming begins, neither programmable flag is valid until the full set of bits required to fill all the offset registers is written. Measuring from the rising WCLK edge that achieves the previous criteria,  $\overline{\text{PAF}}$  is valid after two more rising WCLK edges +  $t_{\text{PAF}}$ .  $\overline{\text{PAE}}$  is valid after the next two rising RCLK edges +  $t_{\text{PAE}} + t_{\text{sk2}}$ .

Flag offset values can be read only via parallel output port Qn.

### **parallel programming mode**

If the parallel programming mode has been selected as described previously, programming of  $\overline{\text{PAE}}$  and  $\overline{\text{PAF}}$  values can be achieved by using a combination of the  $\overline{\text{LD}}$ , WCLK,  $\overline{\text{WEN}}$  and Dn inputs. Programming  $\overline{\text{PAE}}$  and  $\overline{\text{PAF}}$  proceeds as follows.  $\overline{\text{LD}}$  and  $\overline{\text{WEN}}$  must be set low. For  $\times 36$ -bit input bus width, data on the inputs Dn are written into the Empty Offset register on the first low-to-high transition of WCLK. On the second low-to-high transition of WCLK, data are written into the Full Offset register. The third transition of WCLK writes, once again, to the Empty Offset register. For  $\times 18$ -bit input bus width, data on the inputs Dn are written into the Empty Offset register (LSB) on the first low-to-high transition of WCLK. On the second low-to-high transition of WCLK, data are written into the Empty Offset (MSB) register. The third transition of WCLK writes to the Full Offset register (LSB). The fourth transition of WCLK writes to the Full Offset register (MSB). The fifth transition of WCLK writes, once again, to the Empty Offset register (LSB). A total of four writes to the offset registers is required to load values using a  $\times 18$  input bus width. For an input bus width of  $\times 9$  bits, a total of six write cycles to the offset registers is required to load values.

See Figures 3 and 16 for timing information.

Writing offsets in parallel employs a dedicated Write Offset register pointer. Reading offsets employs a dedicated Read Offset register pointer. The two pointers operate independently; however, a read and a write should not be performed simultaneously to the offset registers. A master reset initializes both pointers to the Empty Offset register (LSB). A partial reset has no effect on the position of these pointers.

Write operations to the FIFO are allowed before and during the parallel programming sequence. In this case, the programming of all offset registers need not occur at one time. One, two, or more offset registers can be written to and then, by bringing  $\overline{\text{LD}}$  high, write operations can be redirected to the FIFO memory. When  $\overline{\text{LD}}$  is set low again and  $\overline{\text{WEN}}$  is low, the next offset register in sequence is written to. As an alternative to holding  $\overline{\text{WEN}}$  low and switching  $\overline{\text{LD}}$ , parallel programming can also be interrupted by setting  $\overline{\text{LD}}$  low and switching  $\overline{\text{WEN}}$ .

Note that the status of a programmable-flag ( $\overline{\text{PAE}}$  or  $\overline{\text{PAF}}$ ) output is invalid during the programming process. From the time parallel programming has begun, a programmable-flag output is not valid until the appropriate offset word has been written to the register(s) pertaining to that flag. Measuring from the rising WCLK edge that achieves the previous criteria,  $\overline{\text{PAF}}$  is valid after two more rising WCLK edges +  $t_{\text{PAF}}$ .  $\overline{\text{PAE}}$  is valid after the next two rising RCLK edges +  $t_{\text{PAE}} + t_{\text{sk2}}$ .

Reading the offset registers employs a dedicated read offset register pointer. The contents of the offset registers can be read on the Q0–Qn pins when  $\overline{\text{LD}}$  is set low and  $\overline{\text{REN}}$  is set low. For  $\times 36$  output bus width, data are read via Qn from the Empty Offset register on the first low-to-high transition of RCLK. On the second low-to-high transition of RCLK, data are read from the Full Offset register. The third transition of RCLK reads, once again, from the Empty Offset register. For  $\times 18$  output bus width, a total of four read cycles is required to obtain the values of the offset registers, starting with the Empty Offset register (LSB) and finishing with the Full Offset register (MSB). For  $\times 9$  output bus width, a total of six read cycles must be performed on the offset registers.

**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

***parallel programming mode (continued)***

See Figures 3 and 17 for timing information.

It is permissible to interrupt the offset register read sequence with reads or writes to the FIFO. The interruption is accomplished by deasserting  $\overline{\text{REN}}$ ,  $\overline{\text{LD}}$ , or both together. When  $\overline{\text{REN}}$  and  $\overline{\text{LD}}$  are restored to a low level, reading of the offset registers continues where it left off. It should be noted (and care should be taken from the fact) that when a parallel read of the flag offsets is performed, the data word that was present on output lines  $Q_n$  is overwritten.

Parallel reading of the offset registers always is permitted, regardless of which timing mode (Standard or FWFT modes) has been selected.

***retransmit operation***

The retransmit operation allows data that has been read to be accessed again. There are two modes of retransmit operation: normal latency and zero latency. There are two stages to retransmit. The first stage is a setup procedure that resets the read pointer to the first location of memory. The second stage is the actual retransmit, which consists of reading out the memory contents, starting at the beginning of memory.

Retransmit setup is initiated by holding  $\overline{\text{RT}}$  low during a rising RCLK edge.  $\overline{\text{REN}}$  and  $\overline{\text{WEN}}$  must be high before bringing  $\overline{\text{RT}}$  low. When zero latency is utilized,  $\overline{\text{REN}}$  need not be high before bringing  $\overline{\text{RT}}$  low. At least two words, but no more than  $D - 2$  words should have been written into the FIFO, and read from the FIFO, between reset (master or partial) and the time of retransmit setup,  $D = 1024$  for the SN74V3640,  $D = 2048$  for the SN74V3650,  $D = 4096$  for the SN74V3660,  $D = 8192$  for the SN74V3670,  $D = 16384$  for the SN74V3680, and  $D = 32768$  for the SN74V3690. In FWFT mode,  $D = 1025$  for the SN74V3640,  $D = 2049$  for the SN74V3650,  $D = 4097$  for the SN74V3660,  $D = 8193$  for the SN74V3670,  $D = 16385$  for the SN74V3680, and  $D = 32769$  for the SN74V3690.

If standard mode is selected, the FIFO marks the beginning of the retransmit setup by setting  $\overline{\text{EF}}$  low. The change in level is noticeable only if  $\overline{\text{EF}}$  was high before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When  $\overline{\text{EF}}$  goes high, retransmit setup is complete and read operations can begin, starting with the first location in memory. Because standard mode is selected, every word read, including the first word following retransmit setup, requires a low on  $\overline{\text{REN}}$  to enable the rising edge of RCLK.

See Figure 11 for timing information.

If FWFT mode is selected, the FIFO marks the beginning of the retransmit setup by setting  $\overline{\text{OR}}$  high. During this period, the internal read pointer is set to the first location of the RAM array.

When  $\overline{\text{OR}}$  goes low, retransmit setup is complete. At the same time, the contents of the first location appear on the outputs. Because FWFT mode is selected, the first word appears on the outputs and no low on  $\overline{\text{REN}}$  is necessary. Reading all subsequent words requires a low on  $\overline{\text{REN}}$  to enable the rising edge of RCLK.

See Figure 12 for timing information.

For either standard mode or FWFT mode, updating of  $\overline{\text{PAE}}$ ,  $\overline{\text{HF}}$ , and  $\overline{\text{PAF}}$  begins with the rising edge of RCLK that  $\overline{\text{RT}}$  is set up on.  $\overline{\text{PAE}}$  is synchronized to RCLK, thus, on the second rising edge of RCLK after  $\overline{\text{RT}}$  is set up,  $\overline{\text{PAE}}$  is updated.  $\overline{\text{HF}}$  is asynchronous, thus, the rising edge of RCLK that  $\overline{\text{RT}}$  is set up on updates  $\overline{\text{HF}}$ .  $\overline{\text{PAF}}$  is synchronized to WCLK, thus, the second rising edge of WCLK that occurs  $t_{sk}$  after the rising edge of RCLK that  $\overline{\text{RT}}$  is set up on updates  $\overline{\text{PAF}}$ .  $\overline{\text{RT}}$  is synchronized to RCLK.

The retransmit function has the option of two modes of operation, either normal latency or zero latency. Figures 11 and 12 show normal latency. Figures 13 and 14 show the zero-latency retransmit operation. Zero latency means, basically, that the first data word to be retransmitted is placed in the output register, with respect to the RCLK pulse that initiated the retransmit.






**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**


SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

**BYTE ORDER ON INPUT PORT:**




**BYTE ORDER ON OUTPUT PORT:**

$\overline{BE}$	BM	IW	OW
X	L	L	L




**(a) ×36 INPUT TO ×36 OUTPUT**

$\overline{BE}$	BM	IW	OW
L	H	L	L




**(b) ×36 INPUT TO ×18 OUTPUT – BIG ENDIAN**

$\overline{BE}$	BM	IW	OW
H	H	L	L




**(c) ×36 INPUT TO ×18 OUTPUT – LITTLE ENDIAN**

$\overline{BE}$	BM	IW	OW
L	H	L	H



**(d) ×36 INPUT TO ×9 OUTPUT – BIG ENDIAN**

$\overline{BE}$	BM	IW	OW
H	H	L	H




**(e) ×36 INPUT TO ×9 OUTPUT – LITTLE ENDIAN**


**Figure 4. Bus-Matching Byte Arrangement**

**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**


SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003




**(a) ×18 INPUT TO ×36 OUTPUT – BIG ENDIAN**



**(b) ×18 INPUT TO ×36 OUTPUT – LITTLE ENDIAN**



**(a) ×9 INPUT TO ×36 OUTPUT – BIG ENDIAN**



**(b) ×9 INPUT TO ×36 OUTPUT – LITTLE ENDIAN**

**Figure 1. Bus-Matching Byte Arrangement (Continued)**

SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690  
 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36  
 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003




Figure 2. Master Reset Timing

SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690  
 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36  
 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003





Figure 3. Partial Reset Timing

SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690  
 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36  
 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003




- NOTES: A.  $t_{sk1}$  is the minimum time between a rising RCLK edge and a rising WCLK edge to ensure that  $\overline{FF}$  goes high (after one WCLK cycle +  $t_{WFF}$ ). If the time between the rising edge of the RCLK and the rising edge of the WCLK is less than  $t_{sk1}$ ,  $\overline{FF}$  deassertion can be delayed one additional WCLK cycle.  
 B.  $\overline{LD}$  = high,  $\overline{OE}$  = low,  $\overline{EF}$  = high

Figure 4. Write Cycle and Full Flag Timing (Standard Mode)


3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003




- NOTES: A.  $t_{sk1}$  is the minimum time between a rising WCLK edge and a rising RCLK edge to ensure that  $\overline{EF}$  goes high (after one RCLK cycle +  $t_{ref}$ ). If the time between the rising edge of WCLK and the rising edge of RCLK is less than  $t_{sk1}$ ,  $\overline{EF}$  deassertion can be delayed one additional RCLK cycle.  
 B.  $\overline{LD} = \text{high}$   
 C. First-data-word latency:  $t_{sk1} + 1T_{RCLK} + t_{ref}$

Figure 5. Read Cycle, Empty Flag, and First-Data-Word Latency Timing (Standard Mode)



- NOTES:
- A.  $t_{sk1}$  is the minimum time between a rising WCLK edge and a rising RCLK edge to ensure that  $\overline{OR}$  goes low after two RCLK cycles +  $t_{REF}$ . If the time between the rising edge of WCLK and the rising edge of RCLK is less than  $t_{sk1}$ ,  $\overline{OR}$  assertion can be delayed one additional RCLK cycle.
  - B.  $t_{sk2}$  is the minimum time between a rising WCLK edge and a rising RCLK edge to ensure that PAE goes high after one RCLK cycle +  $t_{PAES}$ . If the time between the rising edge of WCLK and the rising edge of RCLK is less than  $t_{sk2}$ , PAE deassertion can be delayed one additional RCLK cycle.
  - C.  $\overline{LD}$  = high,  $\overline{OE}$  = low
  - D.  $n$  = PAE offset,  $m$  = PAF offset,  $D$  = maximum FIFO depth
  - E.  $D = 1025$  for the SN74V3640,  $D = 2049$  for the SN74V3650,  $D = 4097$  for the SN74V3660,  $D = 8193$  for the SN74V3670,  $D = 16385$  for the SN74V3680, and  $D = 32769$  for the SN74V3690
  - F. First-data-word latency:  $t_{sk1} + 2t_{RCLK} + t_{REF}$

Figure 6. Write Timing (FWFT Mode)




- NOTES:
- $t_{sk1}$  is the minimum time between a rising RCLK edge and a rising WCLK edge to ensure that  $\overline{IR}$  goes low after one WCLK cycle +  $t_{WFF}$ . If the time between the rising edge of RCLK and the rising edge of WCLK is less than  $t_{sk1}$ ,  $\overline{IR}$  assertion may be delayed an additional WCLK cycle.
  - $t_{sk2}$  is the minimum time between a rising RCLK edge and a rising WCLK edge to ensure that  $\overline{PAF}$  goes high after one WCLK cycle +  $t_{PAFS}$ . If the time between the rising edge of RCLK and the rising edge of WCLK is less than  $t_{sk2}$ ,  $\overline{PAF}$  deassertion may be delayed an additional WCLK cycle.
  - $\overline{LD} = \text{high}$
  - $n = \overline{PAE}$  offset,  $m = \overline{PAF}$  offset,  $D = \text{maximum FIFO depth}$
  - $D = 1025$  for the SN74V3640,  $D = 2049$  for the SN74V3650,  $D = 8193$  for the SN74V3670,  $D = 16385$  for the SN74V3680, and  $D = 32769$  for the SN74V3690

Figure 7. Read Timing (FWFT Mode)



SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690  
 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36  
 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003



- NOTES:
- A. Retransmit setup is complete after  $\overline{EF}$  returns high; only then can a read operation begin.
  - B.  $\overline{OE}$  = low
  - C. W1 = first word written to the FIFO after master reset, W2 = second word written to the FIFO after master reset
  - D. No more than  $(D - 2)$  words may be written to the FIFO between reset (master or partial) and retransmit setup. Therefore,  $\overline{FF}$  is high throughout the retransmit setup procedure.  
 D = 1024 for the SN74V3640, D = 2048 for the SN74V3650, D = 4096 for the SN74V3660, D = 8192 for the SN74V3670, D = 16384 for the SN74V3680, and D = 32768 for the SN74V3690.
  - E. There must be at least two words written to and two words read from the FIFO before a retransmit operation can be invoked.
  - F. RM is set high during MRS.


Figure 8. Retransmit Timing (Standard Mode)

PRODUCT PREVIEW

**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

PRODUCT PREVIEW




- NOTES:
- A. Retransmit setup is complete after  $\overline{OR}$  returns low.
  - B. No more than  $(D - 2)$  words can be written to the FIFO between reset (master or partial) and retransmit setup. Therefore,  $\overline{IR}$  is low throughout the retransmit setup procedure.  
 $D = 1025$  for the SN74V3640,  $D = 2049$  for the SN74V3650,  $D = 4097$  for the SN74V3660,  $D = 8193$  for the SN74V3670,  $D = 16385$  for the SN74V3680, and  $D = 32769$  for the SN74V3690.
  - C.  $\overline{OE} = \text{low}$
  - D. W1, W2, W3 = first, second, and third words written to the FIFO after master reset
  - E. There must be at least two words written to the FIFO before a retransmit operation can be invoked.
  - F. RM is set high during MRS.

**Figure 9. Retransmit Timing (FWFT Mode)**



SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690  
 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36  
 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003



- NOTES: A. If the FIFO is empty at the point of retransmit,  $\overline{EF}$  is updated, based on RCLK (retransmit clock cycle). Valid data appears on the output.
- B.  $\overline{OE}$  = low, enables data to be read on outputs Q0–Qn
- C. W1 = first word written to the FIFO after master reset, W2 = second word written to the FIFO after master reset
- D. No more than (D – 2) words may be written to the FIFO between reset (master or partial) and retransmit setup. Therefore,  $\overline{FF}$  is high throughout the retransmit setup procedure.  
 D = 1024 for the SN74V3640, D = 2048 for the SN74V3650, D = 4096 for the SN74V3660, D = 8192 for the SN74V3670, D = 16384 for the SN74V3680, D = 32768 for the SN74V3690.
- E. At least two words must be written to and read from the FIFO before a retransmit operation can be invoked.
- F. RM is set low during MRS.


Figure 10. Zero-Latency Retransmit Timing (Standard Mode)

PRODUCT PREVIEW

**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003


PRODUCT PREVIEW



- NOTES:
- A. If the FIFO is empty at the point of retransmit,  $\overline{OR}$  is updated, based on RCLK (retransmit clock cycle). Valid data also appears on the output.
  - B. No more than  $(D - 2)$  words may be written to the FIFO between reset (master or partial) and retransmit setup. Therefore,  $\overline{IR}$  is low throughout the retransmit setup procedure.  
 $D = 1025$  for the SN74V3640,  $D = 2049$  for the SN74V3650,  $D = 4097$  for the SN74V3660, and  $D = 8193$  for the SN74V3670,  $D = 16385$  for the SN74V3680, and  $D = 32769$  for the SN74V3690.
  - C.  $\overline{OE} = \text{low}$
  - D.  $W1, W2, W3 =$  first, second, and third words written to the FIFO after master reset.
  - E. There must be at least two words written to the FIFO before a retransmit operation can be invoked.
  - F.  $RM$  is set low during  $\overline{MRS}$ .


**Figure 11. Zero-Latency Retransmit Timing (FWFT Mode)**





NOTE A: x = 9 for the SN74V3640, x = 10 for the SN74V3650, x = 11 for the SN74V3660, x = 12 for the SN74V3670, x = 13 for the SN74V3680, x = 14 for the SN74V3690.

Figure 12. Serial Loading of Programmable Flag Registers (FWFT Mode)




NOTE A: This diagram shows programming with an input bus width of 36 bits.

Figure 13. Parallel Loading of Programmable Flag Registers (Standard and FWFT Modes)

SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690  
 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36  
 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003



- NOTES: A. OE = low  
 B. This diagram shows reading of offset registers with an output bus width of 36 bits.


Figure 14. Parallel Read of Programmable Flag Registers (Standard and FWFT Modes)

PRODUCT PREVIEW



SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690  
 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36  
 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003




- NOTES:
- A.  $m = \overline{\text{PAF}}$  offset
  - B.  $D =$  maximum FIFO depth  
 In FWFT mode:  $D = 1025$  for the SN74V3640,  $D = 2049$  for the SN74V3650,  $D = 4097$  for the SN74V3660, and  $D = 8193$  for the SN74V3670,  $D = 16385$  for the SN74V3680, and  $D = 32769$  for the SN74V3690.  
 In standard mode:  $D = 1024$  for the SN74V3640,  $D = 2048$  for the SN74V3650,  $D = 4096$  for the SN74V3660,  $D = 8192$  for the SN74V3670,  $D = 16384$  for the SN74V3680,  $D = 32768$  for the SN74V3690.
  - C.  $t_{sk2}$  is the minimum time between a rising RCLK edge and a rising WCLK edge to ensure that  $\overline{\text{PAF}}$  goes high (after one WCLK cycle +  $t_{\text{PAFS}}$ ). If the time between the rising edge of RCLK and the rising edge of WCLK is less than  $t_{sk2}$ ,  $\overline{\text{PAF}}$  deassertion time may be delayed one additional WCLK cycle.
  - D.  $\overline{\text{PAF}}$  is asserted and updated on the rising edge of WCLK only.
  - E. Select this mode by setting PFM high during master reset.

Figure 15. Synchronous Programmable Almost-Full Flag Timing (Standard and FWFT Modes)

PRODUCT PREVIEW

SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690  
 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36  
 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003



- NOTES:
- $n = \overline{PAE}$  offset
  - For standard mode
  - For FWFT mode
  - $t_{sk2}$  is the minimum time between a rising WCLK edge and a rising RCLK edge to ensure that  $\overline{PAE}$  goes high (after one RCLK cycle +  $t_{PAES}$ ). If the time between the rising edge of WCLK and the rising edge of RCLK is less than  $t_{sk2}$ ,  $\overline{PAE}$  deassertion can be delayed one additional RCLK cycle.
  - $\overline{PAE}$  is asserted and updated on the rising edge of WCLK only.
  - Select this mode by setting PFM high during master reset.

Figure 16. Synchronous Programmable Almost-Empty Flag Timing (Standard and FWFT Modes)


PRODUCT PREVIEW





SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690  
 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36  
 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003




- NOTES: A.  $m = \overline{\text{PAF}}$  offset  
 B.  $D =$  maximum FIFO depth  
 In FWFT mode:  $D = 1025$  for the SN74V3640,  $D = 2049$  for the SN74V3650,  $D = 4097$  for the SN74V3660,  $D = 8193$  for the SN74V3670,  $D = 16385$  for the SN74V3680, and  $D = 32769$  for the SN74V3690.  
 In standard mode:  $D = 1024$  for the SN74V3640,  $D = 2048$  for the SN74V3650,  $D = 4096$  for the SN74V3660,  $D = 8192$  for the SN74V3670,  $D = 16384$  for the SN74V3680, and  $D = 32768$  for the SN74V3690.  
 C.  $\overline{\text{PAF}}$  is asserted to low on WCLK transition and reset to high on RCLK transition.  
 D. Select this mode by setting PFM low during master reset.

Figure 17. Asynchronous Programmable Almost-Full Flag Timing (Standard and FWFT Modes)

PRODUCT PREVIEW

SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690  
 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36  
 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003



- NOTES: A.  $n = \overline{\text{PAE}}$  offset  
 B. For standard mode  
 C. For FWFT mode  
 D.  $\overline{\text{PAE}}$  is asserted low on RCLK transition and reset to high on WCLK transition.  
 E. Select this mode by setting PFM low during master reset.


Figure 18. Asynchronous Programmable Almost-Empty Flag Timing (Standard and FWFT Modes)

PRODUCT PREVIEW



SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690  
 1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36  
 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003



- NOTES: A. In standard mode: D = maximum FIFO depth. D = 1024 for the SN74V3640, D = 2048 for the SN74V3650, D = 4096 for the SN74V3660, D = 8192 for the SN74V3670, D = 16384 for the SN74V3680, and D = 32768 for the SN74V3690.  
 B. In FWFT mode: D = maximum FIFO depth. D = 1025 for the SN74V3640, D = 2049 for the SN74V3650, D = 4097 for the SN74V3660, D = 8193 for the SN74V3670, D = 16385 for the SN74V3680, and D = 32769 for the SN74V3690.

Figure 19. Half-Full Flag Timing (Standard and FWFT Modes)

PRODUCT PREVIEW

**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003


**operating configurations**

**width-expansion configuration**

Word width can be increased by connecting the control signals of multiple devices together. Status flags can be detected from any one device. The exceptions are the  $\overline{EF}$  and  $\overline{FF}$  functions in standard mode and the  $\overline{IR}$  and  $\overline{OR}$  functions in FWFT mode. Because of variations in skew between RCLK and WCLK, it is possible for  $\overline{EF}/\overline{FF}$  deassertion and  $\overline{IR}/\overline{OR}$  assertion to vary by one cycle between FIFOs. In standard mode, such problems can be avoided by creating composite flags, that is, ANDing  $\overline{EF}$  of every FIFO and separately ANDing  $\overline{FF}$  of every FIFO. In FWFT mode, composite flags can be created by ORing  $\overline{OR}$  of every FIFO and separately ORing  $\overline{IR}$  of every FIFO of every FIFO.

Figure 23 demonstrates a width expansion using two SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, and SN74V3690 devices. D0–D35 from each device form a 72-bit-wide input bus and Q0–Q35 from each device form a 72-bit-wide output bus. Any word width can be attained by adding additional SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, and SN74V3690 devices.

**PRODUCT PREVIEW**



- NOTES: A. Use an  $\overline{OR}$  gate in FWFT mode and an AND gate in standard mode.  
 B. Do not connect any output control signals together directly.  
 C. FIFO 1 and FIFO 2 must be the same depth, but can be different word widths.

**Figure 20. 1024 × 72, 2048 × 72, 4096 × 72, 8192 × 72, 16384 × 72, 32768 × 72**  
**Width-Expansion Block Diagram**


**SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, SN74V3690**  
**1024 × 36, 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36**  
**3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES**

SCAS668A – NOVEMBER 2001 – REVISED MARCH 2003

**depth-expansion configuration (FWFT mode only)**

The SN74V3640 easily can be adapted to applications requiring depths greater than 1024 for the SN74V3640, 2048 for the SN74V3650, 4096 for the SN74V3660, 8192 for the SN74V3670, 16384 for the SN74V3680, and 32768 for the SN74V3690, with an 18-bit bus width. In FWFT mode, the FIFOs can be connected in series (the data outputs of one FIFO connected to the data inputs of the next), with no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 24 shows a depth expansion using two SN74V3640, SN74V3650, SN74V3660, SN74V3670, SN74V3680, and SN74V3690 devices.

Care should be taken to select FWFT mode during master reset for all FIFOs in the depth-expansion configuration. The first word written to an empty configuration passes from one FIFO to the next (ripple down) until it finally appears at the outputs of the last FIFO in the chain. No read operation is necessary, but the RCLK of each FIFO must be free running. Each time the data word appears at the outputs of one FIFO, that device's  $\overline{OR}$  line goes low, enabling a write to the next FIFO in line.



**Figure 21. 2048 × 36, 4096 × 36, 8192 × 36, 16384 × 36, 32768 × 36, 65536 × 36**  
**Depth-Expansion Block Diagram**

For an empty-expansion configuration, the amount of time it takes for  $\overline{OR}$  of the last FIFO in the chain to go low (i.e., valid data to appear on the last FIFO's outputs) after a word has been written to the first FIFO is the sum of the delays for each FIFO:

$$(n-1) \times (4 \times \text{transfer clock}) + 3t_{\text{RCLK}} \quad (1)$$

Where:

- n = number of FIFOs in the expansion
- $t_{\text{RCLK}}$  = RCLK period

Note that extra cycles should be added for the possibility that the  $t_{\text{sk1}}$  specification is not met between WCLK and the transfer clock, or RCLK and the transfer clock, for the  $\overline{OR}$  flag.

The ripple-down delay is noticeable only for the first word written to an empty-depth-expansion configuration. There will be no delay evident for subsequent words written to the configuration.

The first free location created by reading from a full-depth-expansion configuration will bubble up from the last FIFO to the previous one until, finally, it moves into the first FIFO of the chain. Each time a free location is created in one FIFO of the chain, that FIFO's  $\overline{IR}$  line goes low, enabling the preceding FIFO to write a word to fill it.

**PRODUCT PREVIEW**

**depth-expansion configuration (FWFT mode only) (continued)**

For a full expansion configuration, the amount of time it takes for  $\overline{IR}$  of the first FIFO in the chain to go low after a word has been read from the last FIFO is the sum of the delays for each individual FIFO:

$$(n-1) \times (3 \times \text{transfer clock}) + 2t_{WCLK} \tag{2}$$

Where:

n = number of FIFOs in the expansion

t<sub>WCLK</sub> = WCLK period

Note that extra cycles should be added for the possibility that the t<sub>sk1</sub> specification is not met between RCLK and the transfer clock, or WCLK and the transfer clock, for the  $\overline{IR}$  flag.

The transfer-clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in data moving as quickly as possible to the end of the chain and moving free locations to the beginning of the chain.

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74V3640-10PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3640-15PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3640-6PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3640-7PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3650-10PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3650-15PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3650-6PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3650-7PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3660-10PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3660-15PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3660-6PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3660-7PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3670-10PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3670-15PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3670-6PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3670-7PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3680-10PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3680-15PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3680-6PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3680-7PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3690-10PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3690-15PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3690-6PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR
SN74V3690-7PEU	ACTIVE	LQFP	PEU	128	72	TBD	Call TI	Level-3-220C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take


reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PEU (R-PQFP-G128)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-026

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

[www.AllDataSheet.com](http://www.AllDataSheet.com)

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

[www.AllDataSheet.com](http://www.AllDataSheet.com)