捷多邦,专业PCBI**SN54LS651**村**刊4RU**是SN54LS653 SN74LS651 THRU SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS


SDLS191 - JANUARY 1981 - REVISED MARCH 1988

- Bus Transceivers/Registers
- Independent Registers and Enables for A and B Buses
- Multiplexed Real-Time and Stored Data
- Choice of True and Inverting Data Paths
- Choice of 3-State or Open-Collector Outputs to A Bus
- Dependable Texas Instruments Quality and Reliability

DEVICE	A OUTPUT	B OUTPUT	LOGIC
'LS651	3-State	3-State	Inverting
'LS652	3-State	3-State	True
11 5653	Open-collector	3-State	Inverting


description

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. Enable GAB and GBA are provided to control the transceiver functions. SAB and SBA control pins are provided to select whether realtime or stored data is transferred. A low input level selects real-time data, and a high selects stored data. The following examples demonstrate the four fundamental bus-management functions that can be performed with the 'LS651, 'LS652, and 'LS653.




13 B8


GND ☐12





SN54LS' . . . FK PACKAGE

NC - No internal connection









TRANSFER STORED DATA TO A AND/OR B

Data on the A or B data bus, or both, can be stored in the internal D flip-flop by low-to-high transitions at the appropriate clock pins (CAB or CBA) regardless of the select or enable control pins. When SAB or SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and $\overline{G}BA$. In this configuration each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The SN54LS651 through SN54LS653 are characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to 125 °C. The SN74LS651 through SN74LS653 are characterized for operation from 0 °C to 70 °C.

FUNCTION TABLE


	INPUTS					DAT	A I/O*	OPERATION OR FUNCTION					
GAB	ĞВА	CAB	CBA	SAB	SBA	A1 THRU A8	B1 THRU B8	'LS651, 'LS653	'LS652, 'LS654				
L	Н	H or L	H or L	Х	Х	1	1	Isolation	Isolation				
L	Н	†	1	Х	Χ	Input	Input	Store A and B Data	Store A and B Data				
Х	Η	1	H or L	Х	Х	Input	Not specified	Store A, Hold B	Store A, Hold B				
Н	Н	1	†	Х	Х	Input	Output	Store A in both registers	Store A in both registers				
L	Х	H or L	Ť	Х	Х	Not specified	Input	Hold A, Store B	Hold A, Store B				
L	L	†	†	Х	Х	Output	Input	Store B in both registers	Store B in both registers				
L	L	×	X	Х	L	Output	Input	Real-Time B Data to A Bus	Real-Time B Data to A Bus				
L	L	×	H or L	Х	Н	Output	Input	Stored B Data to A Bus	Stored B Data to A Bus				
Н	Н	Х	X	L	Х	Innut	Output	Real-Time A Data to B Bus	Real-Time A Data to B Bus				
Н	Н	H or L	X	Н	Х	Input	Output	Stored A Data to B Bus	Stored A Data to B Bus				
Н.	· L	Horl	H or L	Н	н	Output	Output	Stored A Data to B Bus and	Stored A Data to B Bus and				
		., 51 2				Cutput	Catput	Stored B Data to A Bus	Stored B Data to A Bus				

^{*} The data output functions may be enabled or disabled by various signals at the GAB and GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.




logic diagrams (positive logic)

'LS651, 'LS653



'LS652





Pin numbers shown are for DW, JT or NT packages.




SDLS191 – JANUARY 1981 – REVISED MARCH 1988

logic symbols†







[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, or NT packages.



SN54LS651, SN54LS652, SN74LS651, SN74LS652 OCTAL BUS TRANSCEIVERS AND REGISTERS

SDLS191 - JANUARY 1981 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	7 V
Input voltage: Control inputs	
I/O ports	5.5 V
Operating free-air temperature range: SN54LS651, SN54LS652 55	°C to 125°C
SN74LS651, SN74LS652(0°C to 70°C
Storage temperature range 65	°C to 150°C

recommended operating conditions

					154LS6 154LS6		SI	UNIT		
			MI		NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4	.5	5	5,5	4.75	5	5.25	V
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
ІОН	High-level output current					- 12			15	mA
IOL	Low-level output current					12			24	mA
		CBA or CAB high		15			15			
t_W	Pulse duration	CBA or CAB low		15			15			ns
		Data high or low		15			15			
t _{su}	Setup time before CAB† or CBA†	A or B		15			15			ns
t _h	Hold time after CAB† or CBA†	A or B		0			0			ns
TA	Operating free-air temperature		- !	55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER	Т	EST CONDITIO	est conditions [†]			61 62 MAX	SN74LS651 SN74LS652 MIN TYP‡ MAX			UNIT	
VIK		V _{CC} = MIN,	I _I = - 18 mA		-		- 1.5			- 1.5	V	
		V MIN	V 2.V	I _{OH} = - 3 mA	2.4	3.4		2.4	3.4			
۷он		V _{CC} = MIN, V _{IL} = MAX,	$V_{IH} = 2 V$,	I _{OH} = - 12 mA	2						v	
		ν [- ΙνίΑΛ,		I _{OH} = - 15 mA				2				
VOL			V _{1H} = 2 V,	IOL = 12 mA		0.25	0.4		0.25	0.4	,,	
-02		VIL = MAX,		IOL = 24 mA	0.35 0.5 V 0.1 0.1 mA 0.1 0.1 20	1 °						
Iį	Control inputs	V _{CC} = MAX,	V ₁ = 7 V				0.1			0.1		
-1	A or B ports	V _{CC} = MAX,	V ₁ = 5.5 V				0.1			0.1).1 MA	
Ιιн	Control inputs	V _{CC} = MAX,	V _I = 2.7 V				20			20		
.111	A or B ports1	VCC - WAX,	V - 2.7 V	V = 2.7 V		,	20			20	† ^μ Α	
IIL	Control inputs	V _{CC} = MAX,	V. = 0.4 V				- 0.4			- 0.4		
'11	A or B ports¶	VCC - WAX,	V - 0.4 V				- 0.4			- 0.4	mA	
los§		V _{CC} = MAX,	V _O = 0 V		- 40		- 225	- 40		- 225	mA	
				Outputs high		95	145		95	145		
	LS651			Outputs low		103	165		103	165	1	
Icc		V _{CC} = MAX		Outputs disabled		103	165		103	165	mA	
		VCC - WAX		Outputs high		95	145		95	145		
	LS652			Outputs low		103	165		103	165	1	
				Outputs disabled		120	180		120	180	1	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $[\]P$ For I/O ports, the parameters $I_{\mbox{\scriptsize IH}}$ and $I_{\mbox{\scriptsize IL}}$ include the off-state output current.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

SN54LS651, SN54LS652, SN74LS651, SN74LS652 **OCTAL BUS TRANSCEIVERS AND REGISTERS**

SDLS191 - JANUARY 1981 - REVISED MARCH 1988

switching characteristics, V_{CC} = 5 V, T_A = 25°C

PARAMETER	FROM	то	TEST CONE	NITIONS		'LS651		,	'LS652		
	(INPUT)	(OUTPUT)	1231 CONE	71110113	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
^t PLH	Clock	Bus				14	24		15	25	ns
tPHL_	Glock	Dus				23	35		24	36	ns
^t PLH	Bus	Bus				9	18		12	18	ns
^t PHL	Dus	Bus				20	30		13	20	ns
^t PLH	Select, with					31	.47		23	35	ns
^t PHL	bus input high [†]	0	R _L = 667 Ω,	C _{L.} = 45 pF,		22	33		21	32	ns
^t PLH	Select, with bus input	Bus	See Note 2			23	35		33	50	ns
^t PHL	low†					19	30		15	23	ns
^t PZH	Ğва	A Bus				29	44		30	45	ns
^t PZL	GBA	A bus				40	60		36	54	ns
^t PZH	GAB	B Bus				19	29		20	30	ns
^t PZL	GAB	b bus				26	40		25	38	ns
^t PHZ	ĞвА	A B				25	. 38		25	38	ns
^t PLZ	GBA	A Bus	$R_L = 667 \Omega$,	$C_1 = 5 pF$		19	30		19	30	ns
^t PHZ	GAB	B Bus	See Note 2			25	38		25	38	ns
^t PLZ	GAB	Bous				19	30		19	30	ns

tpLH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output

tpzH = output enable time to high level

tpzL = output enable time to low level


tpHZ = output disable time from high level

tpLZ = output disable time from low level

† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, VCC 7 V Input voltage: All inputs and A I/O ports 7V B I/O ports 5.5 V Operating free-air temperature range: SN54LS653 -55 °C to 125 °C SN74LS653 0 °C to 70 °C

Storage temperature range -65°C to 150°C

recommended operating conditions

			s	N54LS6	553	SI	N74LS6	53	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage		2			2			V
V _I L	Low-level input voltage				0.7			8.0	٧
VOH	High-level output voltage	A ports			5.5			5.5	V
ЮН	High-level output current	B ports			- 12			- 15	mA
IOL	Low-level output current				12			24	mA
		CBA or CAB high	15			15			
t _W	Pulse duration	CBA or CAB low	30			30			ns
		Data high or low	30			30			
+	Setup time	A or B	15			15			ns
t _{su}	before CAB↑ or CBA↑	AGIB	13			13			115
4.	Hold time	A or B	0			0			
th	after CAB† or CBA†					0			ns
TA	Operating free-air temperature		- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	т	EST CONDITIO	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CONDITIONS [†] SN54LS653		UNIT				
	٠				MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIK		V _{CC} = MIN,	I ₁ = - 18 mA				- 1.5			- 1.5	V
		V _{CC} = MIN,	V _{IH} = 2 V,	I _{OH} = - 3 mA	2.4	3.4		2.4	3,4		
Vон	B ports	VIL = MAX		IOH = - 12 mA	2						V
				1 _{OH} = - 15 mA				2			1
ЮН	A ports	V _{CC} = MIN,	V _{OH} = 5.5 V				0.1			0.1	mA
Va.		V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 12 mA		0.25	0.4		0.25	0.4	V
VOL		VIL = MAX		I _{OL} = 24 mA					0.35	0.1	1 *
1.	Control inputs	V _{CC} = MAX,	V _I = 7 V				0.1			0.1	mA
11	A or B ports	V _{CC} = MAX,	V ₁ = 5.5 V				0.1			0.1	
Lea	Control inputs	V MAY	V 27V				20			20	
ΙtΗ	A or B ports 1	V _{CC} = MAX,	V - 2.7 V				20		-	20	μΑ
IIL	Control inputs	V _{CC} = MAX,	V ₁ = 0.4 V				- 0.4			- 0.4	mA
112	A or B ports¶	VCC - WAA,	.,				- 0.4			20]
los§	B ports	VCC = MAX,	V _O = 0 V		- 40		- 225	- 40		- 225	mA
				Outputs high		95	145		95	145	
	LS653			Outputs low		103	165		103	165	mA
Icc		V _{CC} = MAX		Outputs disabled		103	165		103	165	
100		VCC - MAA		Outputs high		95	145		95	145	
	LS654			Outputs low		105	170		105	170	
				Outputs disabled		120	180		120	0.4 0.5 0.1 0.1 20 20 -0.4 -225 145 165 145	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[¶] For I/O ports, the parameters IIH and IIL include the off-state output current.



 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

SN54LS653, SN74LS653 OCTAL BUS TRANSCEIVERS AND REGISTERS


SDLS191 - JANUARY 1981 - REVISED MARCH 1988

switching characteristics, V_{CC} = 5 V, T_A = 25 °C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	СВА	A Bus			25	38	
tPHL	СВА	A bus			26	39	ns
tPLH	CAB	B Bus			15	23	
tPHL	OAB	5 500			24	36	ns
^t PLH	A Bus	B Bus			10	18	
t _{PHL}	A 503	D Bus			20	30	กร
t _{PLH}	B Bus	A Bus			21	32	
t _{PHL}	5 500	A bus			16	24	ns
^t PLH	SBA†	A Bus	$R_L = 667 \Omega, \qquad C_L = 45 pF,$		38	57	57
`tPHL	(with B high)		See Note 2		26	39	ns
tPLH	SBA [†]				34	51	
^t PHL	(with B low)	A Bus			23	35	ns
tPLH	SAB [†]		_		32	48	
^t PHL	(with A high)	B Bus			22	33	ns
tPLH	SAB [†]		1				
tPHL	(with A low)	B Bus			24	36 30	ns
tPLH			1		23	35	
tPHL	ĞВА	A Bus			37	55	ns
^t PZH					19	29	
tpZL	GAB	B Bus	$R_L = 667 \Omega$, $C_L = 5 pF$,		25	38	ns
tPHZ	0.4.5		See Note 2		26	39	
tPLZ	GAB	B Bus			19	29	ns

[†]These parameters are measured with the internal output state of the storage register opposite to that of the bus input. NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated