
SLLS025A - JULY 1986

- Dual Circuits Capable of Driving High-Capacitance Loads at High Speeds
- Output Supply Voltage Range up to 24 V
- Low Standby Power Dissipation


description

The SN75372 is a dual NAND gate interface circuit designed to drive power MOSFETs from TTL inputs. It provides high current and voltage levels necessary to drive large capacitive loads at high speeds. The device operates from a V_{CC1} of 5 V and a V_{CC2} of up to 24 V.

The SN75372 is characterized for operation from 0°C to 70°C.




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

schematic (each driver)







SN75372 DUAL MOSFET DRIVER

SLLS025A - JULY 1986

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC1} (see Note 1)	$\dots \dots \dots \dots \dots -0.5 \ V$ to 7 V
Supply voltage range, V _{CC2}	0.5 V to 25 V
Input voltage, V _I	5.5 V
Peak output current, V _O (t _w < 10 ms, duty cycle < 50%)	
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Voltage values are with respect to network GND.

DISSIPATION RATING TABLE

PACKAGE	T _A = 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW
Р	1000 mW	8.0 mW/°C	640 mW

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC1}	4.75	5	5.25	V
Supply voltage, V _{CC2}	4.75	20	24	V
High-level input voltage, V _{IH}	2			V
Low-level input voltage, V _{IL}			0.8	V
High-level output current, IOH			-10	mA
Low-level output current, IOL			40	mA
Operating free-air temperature, TA	0		70	°C



SLLS025A - JULY 1986

electrical characteristics over recommended ranges of V_{CC1} , V_{CC2} , and operating free-air temperature (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
VIK	Input clamp voltage		I _I = -12 mA				-1.5	V
Vall	High lavel subsubveltage		V _{IL} = 0.8 V,	I _{OH} = -50 μA	V _{CC2} -1.3	V _{CC2} -0.8		V
VOH	High-level output voltage		V _{IL} = 0.8 V,	$I_{OH} = -10 \text{ mA}$	V _{CC2} -2.5	V _{CC2} -1.8		V
			V _{IH} = 2 V,	$I_{OL} = 10 \text{ mA}$		0.15	0.3	
VOL	Low-level output voltage		V _{CC2} = 15 V to 24 V, I _{OL} = 40 mA	V _{IH} = 2 V,		0.25	0.5	V
٧F	Output clamp-diode forward vol	tage	V _I = 0,	I _F = 20 mA			1.5	٧
1 ₁	Input current at maximum input voltage		V _I = 5.5 V				1	mA
	Any A		V _I = 2.4 V				40	μА
lін	High-level input current	Any E	V = 2.4 V		80		μΑ	
 _	Low-level input current Any A	Any A	V _I = 0.4 V		-1	-1.6	mA	
'IL	Low level input our one	Any E	V = 0.4 V			-2	-3.2	111/ \
I _{CC1(H)}	Supply current from V _{CC1} , both outputs high	1	V _{CC1} = 5.25 V, V _{CC2} = 24 V,			2	4	mA
I _{CC2(H)}	Supply current from V _{CC2} , both outputs high		All inputs at 0 V,	No load			0.5	mA
I _{CC1(L)}	Supply current from V _{CC1} , both outputs low	ı	V _{CC1} = 5.25 V, V _{CC2} = 24 V,			16	24	mA
I _{CC2(L)}	Supply current from V _{CC2} , both outputs low	1	All inputs at 5 V,	No load		7	13	mA
ICC2(S)	Supply current from V _{CC2} , standby condition		V _{CC1} = 0, All inputs at 5 V,	V _{CC2} = 24 V, No load			0.5	mA

[†] All typical values are at V_{CC1} = 5 V, V_{CC2} = 20 V, and T_A = 25°C.

switching characteristics, V_{CC1} = 5 V, V_{CC2} = 20 V, T_A = 25°C

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
^t DLH	Delay time, low-to-high-level output					20	35	ns
^t DHL	Delay time, high-to-low-level output					10	20	ns
tTLH	Transition time, low-to-high-level output	C ₁ = 390 pF,	$R_D = 10 \Omega$	See Figure 1		20	30	ns
tTHL	Transition time, high-to-low-level output	CL = 390 pr,	KD = 10.52,	See Figure 1		20	30	ns
tPLH	Propagation delay time, low-to-high-level output				10	40	65	ns
tPHL	Propagation delay time, high-to-low-level output				10	30	50	ns

PARAMETER MEASUREMENT INFORMATION




NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, $Z_O \approx 50~\Omega$.

B. C_L includes probe and jig capacitance.

Figure 1. Test Circuit and Voltage Waveforms, Each Driver

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 4

PROPAGATION DELAY TIME, LOW-TO-HIGH-LEVEL OUTPUT




Figure 6

POWER DISSIPATION (BOTH DRIVERS)




Figure 5

PROPAGATION DELAY TIME, HIGH-TO-LOW-LEVEL OUTPUT

vs FREE-AIR TEMPERATURE





Figure 7



TYPICAL CHARACTERISTICS



NOTE: For R_D = 0, operation with C_L > 2000 pF violates absolute maximum current rating.

Figure 10

Figure 11

THERMAL INFORMATION

power dissipation precautions

Significant power may be dissipated in the SN75372 driver when charging and discharging high-capacitance loads over a wide voltage range at high frequencies. Figure 5 shows the power dissipated in a typical SN75372 as a function of load capacitance and frequency. Average power dissipated by this driver is derived from the equation

$$P_{T(AV)} = P_{DC(AV)} + P_{C(AV)} = P_{S(AV)}$$

where $P_{DC(AV)}$ is the steady-state power dissipation with the output high or low, $P_{C(AV)}$ is the power level during charging or discharging of the load capacitance, and $P_{S(AV)}$ is the power dissipation during switching between the low and high levels. None of these include energy transferred to the load, and all are averaged over a full cycle.

The power components per driver channel are

$$P_{DC(AV)} = \frac{P_H t_H + P_L t_L}{T}$$

$$P_{C(AV)} \approx C V_C^2 f$$

$$P_{S(AV)} = \frac{P_L H t_L H + P_H L t_H L}{T}$$

$$T = 1/f$$

where the times are as defined in Figure 14.

Figure 12. Output Voltage Waveform

 P_L , P_H , P_{LH} , and P_{HL} are the respective instantaneous levels of power dissipation, C is the load capacitance. V_C is the voltage across the load capacitance during the charge cycle shown by the equation

$$V_C = V_{OH} - V_{OL}$$

P_{S(AV)} may be ignored for power calculations at low frequencies.

In the following power calculation, both channels are operating under identical conditions:

 V_{OH} =19.2 V and V_{OL} = 0.15 V with V_{CC1} = 5 V, V_{CC2} = 20 V, V_{C} = 19.05 V, C = 1000 pF, and the duty cycle = 60%. At 0.5 MHz, $P_{S(AV)}$ is negligible and can be ignored. When the output voltage is high, I_{CC2} is negligible and can be ignored.

On a per-channel basis using data sheet values,

$$\mathsf{P}_{\mathsf{DC}(\mathsf{AV})} = \left[(5 \ \mathsf{V}) \, \left(\frac{2 \ \mathsf{mA}}{2} \right) \, + \, (20 \ \mathsf{V}) \, \left(\frac{0 \ \mathsf{mA}}{2} \right) \right] \, (0.6) \, + \, \left[(5 \ \mathsf{V}) \, \left(\frac{16 \ \mathsf{mA}}{2} \right) \, + \, (20 \ \mathsf{V}) \, \left(\frac{7 \ \mathsf{mA}}{2} \right) \right] \, (0.4)$$

 $P_{DC(AV)} = 47 \text{ mW per channel}$

Power during the charging time of the load capacitance is

$$P_{C(AV)} = (1000 \text{ pF}) (19.05 \text{ V})^2 (0.5 \text{ MHz}) = 182 \text{ mW per channel}$$

Total power for each driver is

$$P_{T(AV)} = 47 \text{ mW} + 182 \text{ mW} = 229 \text{ mW}$$

and total package power is

$$P_{T(AV)} = (229) (2) = 458 \text{ mW}.$$



APPLICATION INFORMATION

driving power MOSFETs

The drive requirements of power MOSFETs are much lower than comparable bipolar power transistors. The input impedance of a FET consists of a reverse biased PN junction that can be described as a large capacitance in parallel with a very high resistance. For this reason, the commonly used open-collector driver with a pullup resistor is not satisfactory for high-speed applications. In Figure 12(a), an IRF151 power MOSFET switching an inductive load is driven by an open-collector transistor driver with a 470- Ω pullup resistor. The input capacitance (C_{iss}) specification for an IRF151 is 4000 pF maximum. The resulting long turn-on time due to the combination of C_{iss} and the pullup resistor is shown in Figure 12(b).




Figure 13. Power MOSFET Drive Using SN75447



APPLICATION INFORMATION

A faster, more efficient drive circuit uses an active pullup as well as an active pulldown output configuration, referred to as a totem-pole output. The SN75372 driver provides the high speed, totem-pole drive desired in an application of this type, see Figure 13(a). The resulting faster switching speeds are shown in Figure 13(b).




Figure 14. Power MOSFET Drive Using SN75372

Power MOSFET drivers must be capable of supplying high peak currents to achieve fast switching speeds as shown by the equation

$$I_{pk} = \frac{VC}{t_r}$$

where C is the capacitive load, and t_r is the desired drive time. V is the voltage that the capacitance is charged to. In the circuit shown in Figure 13(a), V is found by the equation

$$V = V_{OH} - V_{OL}$$

Peak current required to maintain a rise time of 100 ns in the circuit of Figure 13(a) is

$$I_{PK} = \frac{(3-0)4(10^{-9})}{100(10^{-9})} = 120 \text{ mA}$$

Circuit capacitance can be ignored because it is very small compared to the input capacitance of the IRF151. With a V_{CC} of 5 V, and assuming worst-cast conditions, the gate drive voltage is 3 V.

For applications in which the full voltage of V_{CC2} must be supplied to the MOSFET gate, the SN75374 quad MOSFET driver should be used.



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current and complete.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1998, Texas Instruments Incorporated