

Fault Tolerant Differential CAN-Transceiver

TLE 6254-2G

Final Data Sheet

1 Features

- Data transmission rate up to 125 kBaud
- Very low current consumption in stand-by and sleep operation mode
- Implemented receive-only mode
- Optimized EMC behavior
- Wake-up input pin, dual edge sensitive
- · Battery fail flag
- Extended bus failure management to guarantee safe operation during all bus line failure events
- Full support of dual failure conditions
- Fully wake-up capability during all bus line failures conditions
- Supports one-wire transmission mode with ground offset voltages up to 1.5 V
- Prevention from bus occupation in case of CAN controller failure
- Thermal protection
- Bus line error protection against transients in automotive environment

Туре	Ordering Code	Package
TLE 6254-2G	Q67006-A9549	P-DSO-14-13 (SMD)

2 Description

The CAN-Transceiver TLE 6254-2G works as the interface between the CAN protocol controller and the physical CAN bus-lines.

It is optimized for low-speed data transmission (up to 125 kBaud) in automotive and industrial applications.

While no data is transferred, the power consumption can be minimized by multiple low power modes.

In normal operation mode a differential signal is transmitted/received. When bus wiring failures are detected the device automatically switches in a dedicated single-wire mode to maintain communication.







Pin Configuration (top view)

3 Pin Configuration

(top view)




Figure 1

Table 1 Pin Definitions and Functions

Pin No.	Symbol	Function
1	INH	Inhibit output; for controlling an external voltage regulator
2	TxD	Transmit data input ; integrated pull up, LOW: bus becomes dominant, HIGH: bus becomes recessive
3	RxD	Receive data output; integrated pull up, LOW: bus is dominant, HIGH: bus is recessive
4	NERR	Error flag output; integrated pull up, LOW: bus error (in normal operation mode), further functions see Table 2
5	NSTB	Not stand-by input; digital control inputs to select operation modes, see Figure 4
6	ENT	Enable transfer input; digital control input to select operation modes, see Figure 4



Pin Configuration (top view)

 Table 1
 Pin Definitions and Functions (cont'd)

Pin No.	Symbol	Function
7	WK	Wake-Up input ; if level of $V_{\rm WAKE}$ changes the device indicates a wake-up from low power mode by switching the RxD and INT outputs LOW and switching the INH output HIGH (in sleep mode), see Table 2
8	RTH	Termination resistor output; connect to CANH bus-line via termination resistor (500 Ω < $R_{\rm RTH}$ < 16 k Ω), controlled by internal failure management
9	RTL	Termination resistor output; connect to CANL bus-line via termination resistor (500 Ω < $R_{\rm RTL}$ < 16 k Ω), controlled by internal failure and mode management
10	$V_{\sf CC}$	Supply voltage input; + 5 V, block to GND directly at the IC with ceramic capacitor
11	CANH	CAN bus line H; HIGH: dominant state
12	CANL	CAN bus line L; LOW: dominant state
13	GND	Ground
14	V_{S}	Battery voltage supply input; block to GND directly at the IC with ceramic capacitor



Functional Block Diagram

4 Functional Block Diagram




Figure 2 Block Diagram



5 Circuit Description

The CAN transceiver TLE 6254-2G works as the interface between the CAN protocol controller and the physical CAN bus-lines. **Figure 3** shows the principle configuration of a CAN network.

The TLE 6254-2G is optimized for low-speed data transmission (up to 125 kBaud) in automotive and industrial applications.

In normal operation mode a differential signal is transmitted/received. When bus wiring failures are detected the device automatically switches in a dedicated single-wire mode to maintain communication.

While no data is transferred, the power consumption can be minimized by multiple low power operation modes. Further a receive-only mode is implemented.

To reduce radiated electromagnetic emission (EME) the dynamic slopes of the CANL and CANH signals are both limited and symmetric. This allows the use of an unshielded twisted or parallel pair of wires for the bus. During single-wire transmission (one of the bus lines is affected by a bus line failure) the EME performance of the system is degraded from the differential mode.

In case the transmission data input TxD is permanently dominant, both, the CANH and CANL transmitting stage are disabled after a certain delay time. This is necessary to prevent the bus from being blocked by a defective protocol unit or short to GND at the TxD input.




Figure 3 CAN Network Example






Figure 4 State Diagram



5.1 Operation Modes, Wake-Up

In addition to the normal operation mode, the TLE 6254-2G offers a receive-only mode as well as two low power operation modes to save power during periods that do not require communication on the CAN bus: sleep mode, $V_{\rm Bat}$ stand-by mode (see **Table 2** and **Figure 4**). Via the control input pins NSTB and ENT the operation modes are selected by the microcontroller. In the low power modes neither receiving nor transmitting of messages is possible.

In sleep operation mode the lowest power consumption is achieved. In order to minimize the overall current consumption of the ECU (electronic control unit) the external voltage regulator (5 V supply) is deactivated by the INH output in this mode, when connected. For that purpose the INH output is switched to high impedance. In parallel the CANL line is pulled-up to the battery supply voltage via the RTL output and the pull-up paths at the input pins TxD and RxD are disabled from the internal supply.

To enter the sleep operation mode the transition mode "Go-to-Sleep" has to be selected (**Figure 4**) for a minimum time $t_{h(min)}$. After the minimum hold time $t_{h(min)}$ the sleep mode can be actively selected. Otherwise the TLE 6254-2G will automatically fall in sleep mode because of the not powered microcontroller.

On a wake-up request either by bus line activities or via the WAKE input, the transceiver is automatically set in $V_{\rm Bat}$ -stand-by mode. Now the voltage regulator (5 V supply) is enabled by the INH output. The WAKE input reacts to both, transition from high to low voltage level as well as the other way round. To avoid faulty wake-ups due to transients on the bus lines or the WAKE input circuitry respectively, a certain filter time is implemented. As soon as $V_{\rm CC}$ is provided, the wake-up request is monitored on both, the NERR and RxD outputs, by setting them low. Upon this the microcontroller can activate the normal operation mode by setting the control inputs NSTB and ENT high.

The $V_{\rm Bat}$ stand-by mode corresponds to the sleep mode, but a voltage regulator connected to the INH output will remain active. Wake-up requests via the WAKE pin or the bus lines are immediately reported to the microcontroller by setting RxD and NERR low. A power-on condition ($V_{\rm BAT}$ pin is supplied) automatically switches the TLE 6254-2G to $V_{\rm Bat}$ stand-by mode.

In the receive-only mode data on the CAN-bus are transvered to the RxD output, but both output stages, CANH as well as CANL are disabled. This means that data at the TxD input are not transmitted to the CAN bus. This mode is useful in combination to a dedicated network-management software that allows separate diagnosis for all nodes.

A wake-up request in the receive-only mode is only reported at the RxD-output. The NERR output in this mode is used to indicate a battery fail condition. When entering the normal mode the $V_{\rm bat}$ -flag is reset and the NERR output becomes high again. This feature is useful e.g. when changing the ECU and therefore a presetting routine of the microcontroller has to be started.



If either of the supply voltages drops below the specified limits, the transceiver is automatically switched to $V_{\rm Bat}$ stand-by mode or power down mode respectively.

Table 2 Truth Table of the CAN Transceiver

NSTB	ENT	Mode	INH	NERR	RxD	RTL
0	0	$V_{\rm BAT}$ stand-by mode ¹⁾	V_{bat}	active LOW wa $V_{\rm CC}$ is present	switched to $V_{\rm BAT}$	
0	0	sleep mode ²⁾	floating		switched to $V_{\rm BAT}$	
0	1	go to sleep command	becomes floating		switched to $V_{\rm BAT}$	
1	0	Receive-only mode	V_{bat}	active LOW $V_{\rm BAT}$ power-on flag $^{3)}$	HIGH = recessive receive data; LOW = dominant receive data	switched to $V_{\rm CC}$
1	1	normal mode	V_{bat}	active LOW bus error flag	HIGH = recessive receive data; LOW = dominant receive data	switched to $V_{\rm CC}$

¹⁾ Wake-up interrupts are released when entering normal operation mode.

5.2 Bus Failure Management

The TLE 6254-2G detects the bus failures as described in **Table 3**, and automatically switches to a dedicated CANH or CANL single wire mode to maintain data transmission if necessary. Therefore, the device is equipped with one differential receiver and 4 single ended receivers, two for each bus line. To avoid false triggering by external RF influences the single wire modes are only activated after a certain delay time. As soon as the bus failure disappears the transceiver switches back to differential mode after another time delay. Bus failures are indicated in the normal operation mode by setting the NERR output low.

The differential receiver threshold is typ. -2.8 V. This ensures correct reception in the normal operation mode as well as in the failure cases 1, 2 and 4 with a noise margin as high as possible. For these failures, further failure management is not necessary. Detection of the failure cases 1, 2, 3a and 4 is only possible when the bus is dominant. Nevertheless, they are reported on the NERR output until transmission of the next CAN word on the bus begins.

If go to sleep command was used before, ENT may turn LOW as $V_{\rm CC}$ drops, without affecting internal functions.

 $^{^{3)}}$ V_{BAT} power-on flag will be reseted when entering normal operation mode.



When one of the bus failures 3, 5, 6, 6a and 7 is detected, the defective bus wire is disabled by switching off the affected bus termination and the respective output stage. A wake-up from sleep mode via the bus is possible either via a dominant CANH or CANL line. This ensures that a wake-up is possible even if one of the failures 1 to 7 occurs.

Table 3 CAN bus-line failures (according to ISO 11519-2)

failure #	failure description
1	CANL line interrupted
2	CANH line interrupted
3	CANL line shorted to V_{BAT}
3a	CANL line shorted to $V_{ m CC}$
4	CANH line shorted to GND:
5	CANL line shorted to GND:
6	CANH line shorted to V_{BAT}
6a	CANH line shorted to V _{CC}
7	CANL line shorted to CANH line

A current limiting circuit protects the CAN transceiver output stages from damage by short-circuit to positive and negative battery voltages.

The CANH and CANL pins are protected against electrical transients which may occur in the severe conditions of automotive environments.

The transmitter output stages generate the majority of the power dissipation. Therefore they are disabled if the junction temperature exceeds the maximum value. This effectively reduces power dissipation, and hence will lead to a lower chip temperature, while other parts of the IC can remain operating. In temperature shut-down condition the TLE 6254-2G is still able to receive CAN-bus messages.



5.3 Application Hints

Table 4 Not Needed Pins

Pin Symbol	Recommendation
INH	Leave open
NERR	Leave open
NSTB	Connect to V_{CC}
ENT	Connect to V_{CC}
WAKE	Connect to $V_{\rm BAT}$, if not possible connect to GND: increases current consumption by approx. 5 $\mu \rm A$

The transceiver will stay in a present operating mode until a suitable condition disposes a state change. If not otherwise defined all conditions are AND-combined. The signals $V_{\rm CC}$ and $V_{\rm BAT}$ show if the supply is available (e.g. $V_{\rm CC}$ = 1: $V_{\rm CC}$ voltage is present). If at minimum one supply voltage is switched on, the start-up procedure begins (not figured). After a delay time the device changes to normal operating or stand-by mode.



Absolute Maximum Ratings

6 Absolute Maximum Ratings

Parameter	Symbol	Lin	nit Values	Unit	Notes
		min.	max.		
Input voltage at V_{BAT}	V_{S}	- 0.3	40	V	_
Logic supply voltage $V_{\rm CC}$	$V_{\sf CC}$	- 0.3	6	V	_
Input voltage at TxD, RxD, NERR, NSTB and ENT	V_{IN}	- 0.3	$V_{\rm CC}$ + 0.3	V	_
Input voltage at CANH and CANL	V_{BUS}	- 40	40	V	_
Transient voltage at CANH and CANL	V_{BUS}	– 150	100	V	1)
Input voltage at WAKE	V_{WK}	_	40	V	_
Output current at WAKE	I_{WK}	_	5	mA	_
Input voltage at INH	V_{INH}	- 0.3	$V_{\rm BAT}$ + 0.3	V	_
Input voltage at RTH and RTL	$V_{RTH/L}$	- 0.3	40	V	_
Junction temperature	T_{j}	- 40	160	°C	_
Storage temperature	$T_{ m stg}$	- 55	155	°C	_
Electrostatic discharge voltage at pin CANH, CANL, RTH, RTL,V _{BAT}	$V_{ m esd}$	- 4	4	kV	2)
Electrostatic discharge voltage at any other pin	V_{esd}	-2	2	kV	

¹⁾ See ISO 7637

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²⁾ Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 k Ω resistor.



Operating Range

7 Operating Range

Parameter	Symbol Lim		nit Values	Unit	Notes	
		min.	max.			
Logic input voltage	$V_{\sf CC}$	4.75	5.25	V	_	
Battery input voltage	V_{S}	6	27	V	_	
Termination resistances at RTL and RTH	$R_{RTL/H}$	0.5	16	kΩ	_	
Junction temperature	T_{j}	- 40	150	°C	_	

Thermal Resistance

Junction ambient	R_{thia}	_	120	K/W	_

Thermal Shutdown

Junction temperature	T_{jSH}	160	200	°C	10°C hyst.
----------------------	-----------	-----	-----	----	---------------

Wake Input Voltage

Wake input voltage	V_{WK}	- 0.3	27	V	_

Note: In the operating range, the functions given in the circuit description are fulfilled.



8 Static Characteristics

4.75 V \leq $V_{CC} \leq$ 5.25 V; 6 V \leq $V_{S} \leq$ 27 V; normal operation mode; - 40 \leq $T_{j} \leq$ + 125 °C (unless otherwise specified). All voltages are defined with respect to ground. Positive current flowing into the IC.

Parameter	Symbol	Limit Values			Unit	Notes
. <u>.</u>		min.	typ.	max.		

Supplies $V_{\rm CC},\,V_{\rm S}$

	1		1	1		
Supply current	I_{CC}	-	5.0	8.0	mA	recessive; $TxD = V_{CC}$
		_	6.5	10	mA	dominant; TxD = 0 V; no load
Supply current (Receive-only mode)	$I_{\rm CC}$	_	3.5	5.0	mA	
Supply current	$I_{\rm CC}$	_	25	50	μΑ	$V_{\rm CC}$ = 5 V;
$(V_{BAT} stand\text{-}by)$	I_{S}	_	40	60	μΑ	$V_{\rm S}$ = 12 V
Supply current (sleep operation mode)	$I_{\mathbb{S}}$	_	35	60	μΑ	$V_{\rm CC}$ = 0 V; $V_{\rm S}$ = 12 V;
Battery voltage for setting power-on flag	$V_{\mathbb{S}}$	1.5	2.5	3.5	V	$V_{\rm CC}$ stand-by mode guaranteed by design
Battery voltage low time for setting power-on flag	$t_{\text{pw(on)}}$		10		μs	Receive-only mode

Receiver Output R×D and Error Detection Output NERR

HIGH level output voltage (pin NERR)	V_{OH}	V _{CC} – 0.9	_	$V_{\sf CC}$	V	$I_0 = -100 \mu A$
HIGH level output voltage (pin RxD)	V_{OH}	V _{CC} – 0.9	_	$V_{\sf CC}$	V	$I_0 = -250 \mu\text{A}$
LOW level output voltage	V_{OL}	0	_	0.9	V	$I_0 = 1.25 \text{ mA}$



8 Static Characteristics (cont'd)

4.75 V \leq $V_{CC} \leq$ 5.25 V; 6 V \leq $V_{S} \leq$ 27 V; normal operation mode; - 40 \leq $T_{j} \leq$ + 125 °C (unless otherwise specified). All voltages are defined with respect to ground. Positive current flowing into the IC.

Parameter	Symbol	Limit Values			Unit	Notes
		min.	typ.	max.		

Transmission Input T×D, Not Stand-By NSTB and Enable Transfer ENT

HIGH level input voltage	V_{IH}	$V_{\rm CC}$	_	V _{CC} + 0.3	V	_
LOW level input voltage	V_{IL}	- 0.3	_	$0.3 imes V_{ m CC}$	V	_
HIGH level input current (pins NSTB and ENT)	I_{IH}	_	30	60	μΑ	V _i = 4 V
LOW level input current (pins NSTB and ENT)	I_{IL}	0.7	6	_	μΑ	V _i = 1 V
HIGH level input current (pin TxD)	I_{IH}	– 150	- 40	– 10	μΑ	$V_{\rm i}$ = 4 V
LOW level input current (pin TxD)	I_{IL}	- 600	- 200	- 40	μΑ	V _i = 1 V
Forced battery voltage stand-by mode (fail safe)	$V_{\sf CC}$	2.75	_	4.5	V	_

Wake-up Input WAKE

Input current	I_{IL}	-3	-2	-1	μΑ	_
Wake-up threshold voltage	$V_{WK(min)}$	2.2	3.2	3.9	V	$V_{NSTB} = 0 \; V$

Inhibit Output INH

HIGH level voltage drop	ΔV_{H}	_	0.3	0.8	V	$I_{\text{INH}} = -0.18 \text{ mA};$
$\Delta V_{\rm H} = V_{\rm S} - V_{\rm INH}$						
Leakage current	$I_{INH,Ik}$	- 5.0	_	5.0	μΑ	sleep operation mode; $V_{\mathrm{INH}} = 0 \; \mathrm{V}$



8 Static Characteristics (cont'd)

4.75 V \leq $V_{CC} \leq$ 5.25 V; 6 V \leq $V_{S} \leq$ 27 V; normal operation mode; - 40 \leq $T_{j} \leq$ + 125 °C (unless otherwise specified). All voltages are defined with respect to ground. Positive current flowing into the IC.

Parameter	Symbol	Lir	nit Valu	ies	Unit	Notes
		min.	typ.	max.		

Bus Lines CANL, CANH

Differential receiver recessive-to-dominant threshold voltage	$V_{dRxD(rd)}$	- 2.8	- 2.5	- 2.2	V	$V_{\rm CC}$ = 5.0 V
Differential receiver dominant-to-recessive threshold voltage	$V_{dRxD(dr)}$	- 3.2	- 2.9	- 2.6	V	V _{CC} = 5.0 V
CANH recessive output voltage	$V_{CANH,r}$	0.10	0.15	0.30	V	$TxD = V_{CC};$ $R_{RTH} < 4 \text{ k}\Omega$
CANL recessive output voltage	$V_{CANL,r}$	V _{CC} – 0.2	_	_	V	$\begin{aligned} TxD &= V_{CC}; \\ R_{RTL} &< 4 \; k \Omega \end{aligned}$
CANH dominant output voltage	$V_{CANH,d}$	<i>V</i> _{CC} – 1.4	V _{CC} – 1.0	$V_{\sf CC}$	V	TxD = 0 V; $I_{CANH} = -40 \text{ mA}$
CANL dominant output voltage	$V_{CANL,d}$	_	1.0	1.4	V	TxD = 0 V; $I_{CANL} = 40 \text{ mA}$
CANH output current	I_{CANH}	- 110	- 80	- 50	mA	$V_{\text{CANH}} = 0 \text{ V};$ TxD = 0 V
		- 5	0	5	μΑ	sleep operation mode; $V_{\rm CANH}$ = 12 V
CANL output current	I_{CANL}	50	80	110	mA	$V_{\text{CANL}} = 5 \text{ V};$ TxD = 0 V
		- 5	0	5	μΑ	sleep operation mode; $V_{\rm CANL} = 0 \; \rm V;$ $V_{\rm S} = 12 \; \rm V$



8 Static Characteristics (cont'd)

4.75 V \leq $V_{CC} \leq$ 5.25 V; 6 V \leq $V_{S} \leq$ 27 V; normal operation mode; - 40 \leq $T_{j} \leq$ + 125 $^{\circ}$ C (unless otherwise specified). All voltages are defined with respect to ground. Positive current flowing into the IC.

Parameter	Symbol	Li	mit Val	ues	Unit	Notes
		min.	typ.	max.		
Voltage detection threshold for short-circuit to battery voltage on CANH and CANL	$V_{ m det(th)}$	6.5	7.3	8.0	V	_
Voltage detection threshold for short-circuit to battery voltage on CANH	$V_{ m det(th)}$	V _{BAT} – 2.5	V _{BAT} – 2	V _{BAT} – 1	V	stand-by/ sleep operation mode
CANH wake-up voltage threshold	$V_{CANH,wu}$	1.2	1.9	2.7	V	-
CANL wake-up voltage threshold	$V_{CANL,wu}$	2.2	3.1	3.9	V	-
Wake-up voltage threshold hysteresis	ΔV_{wu}	0.2	_	_	V	
CANH single-ended receiver threshold	V_{CANH}	1.6	2.1	2.6	V	failure cases 3, 5 and 7
CANL single-ended receiver threshold	V_{CANL}	2.4	2.9	3.4	V	failure case 6 and 6a
CANL leakage current	$I_{CANL,lk}$	- 5	0	5	μΑ	$V_{\rm CC}$ = 0 V; $V_{\rm S}$ = 0 V; $V_{\rm CANL}$ = 12 V; $T_{\rm j}$ < 85 °C
CANH leakage current	$I_{CANH,lk}$	-5	0	5	μА	$V_{\rm CC} = 0 \text{ V};$ $V_{\rm S} = 0 \text{ V};$ $V_{\rm CANH} = 5 \text{ V};$ $T_{\rm j} < 85 ^{\circ}{\rm C}$



8 Static Characteristics (cont'd)

4.75 V \leq $V_{CC} \leq$ 5.25 V; 6 V \leq $V_{S} \leq$ 27 V; normal operation mode; - 40 \leq $T_{j} \leq$ + 125 °C (unless otherwise specified). All voltages are defined with respect to ground. Positive current flowing into the IC.

Parameter	Symbol	Lir	nit Valu	ies	Unit	Notes
		min.	typ.	max.		

Termination Outputs RTL, RTH

RTL to $V_{\rm CC}$ switch-on resistance	R_{RTL}	_	20	95	Ω	$I_{\rm o} = -10 \; {\rm mA}$
RTL output voltage	V_{oRTL}	V _{CC} - 1.0	V _{CC} - 0.7	_	V	$ I_{\rm o} $ < 1 mA; $V_{\rm CC}$ stand-by mode
RTL to BAT switch series resistance	R_{oRTL}	5	15	28	kΩ	V_{BAT} stand-by or sleep operation mode
RTH to ground switch-on resistance	R_{RTH}	_	20	95	Ω	$I_{\rm o}$ = 10 mA
RTH output voltage	V_{oRTH}	_	0.7	1.0	V	$I_{\rm o}$ = 1 mA; low power mode
RTH pull-down current	$I_{RTH,pd}$	40	75	120	μΑ	failure cases 6 and 6a
RTL pull-up current	$I_{RTL,pu}$	- 120	- 75	- 40	μΑ	failure cases 3, 3a, 5 and 7
RTH leakage current	$I_{RTH,lk}$	- 5	0	5	μΑ	$V_{\rm CC} = 0 \text{ V};$ $V_{\rm S} = 0 \text{ V};$ $V_{\rm RTH} = 5 \text{ V};$ $T_{\rm j} < 85 ^{\circ}{\rm C}$
RTL leakage current	$I_{RTL,lk}$	- 5	0	5	μΑ	$V_{\rm CC}$ = 0 V; $V_{\rm S}$ = 0 V; $V_{\rm RTL}$ = 12 V; $T_{\rm j}$ < 85 °C



Dynamic Characteristics

2003-07-22

9 Dynamic Characteristics

4.75 V \leq $V_{CC} \leq$ 5.25 V; 6 V \leq $V_{S} \leq$ 27 V; normal operation mode; - 40 \leq $T_{j} \leq$ + 125 °C (unless otherwise specified). All voltages are defined with respect to ground. Positive current flowing into the IC.

Parameter	Symbol	Limit Values			Unit	Notes
		min.	typ.	max.		
CANH and CANL bus output transition time recessive-to-dominant	$t_{\sf rd}$	0.6	1.2	2.1	μs	10% to 90%; $C_1 = 10 \text{ nF};$ $C_2 = 0; R_1 = 100 \Omega$
CANH and CANL bus output transition time dominant-to-recessive	t_{dr}	0.3	0.6	1.3	μs	10% to 90%; $C_1 = 1 \text{ nF}; C_2 = 0;$ $R_1 = 100 \Omega$
Minimum dominant time for wake-up via CANL or CANH	t _{wu(min)}	15	25	38	μs	stand-by modes; $V_{\rm S}$ = 12 V
Minimum wake-up time on pin WAKE	t _{WK(min)}	15	25	50	μs	Low power modes; $V_{\rm S}$ = 12 V
Failure cases 3, 6 detection time	t_{fail}	30	45	80	μs	_
Failure case 6a detection time		2	4.8	6	ms	_
Failure cases 5, 6, 6a, 7 recovery time		30	45	80	μs	_
Failure cases 3 recovery time		250	500	750	μs	_
Failure cases 5, 7 detection time		1.0	2.0	4.0	ms	-
Failure cases 5 detection time		0.4	1.0	2.4	ms	stand-by modes; $V_{\rm S}$ = 12 V
Failure cases 6, 6a, 7 detection time		0.8	4.0	8.0	ms	stand-by modes; $V_{\rm S}$ = 12 V
Failure cases 5, 6, 6a, 7 recovery time		0.4	1.0	2.4	ms	stand-by modes; $V_{\rm S}$ = 12 V



Dynamic Characteristics

9 Dynamic Characteristics (cont'd)

4.75 V \leq $V_{CC} \leq$ 5.25 V; 6 V \leq $V_{S} \leq$ 27 V; normal operation mode; - 40 \leq $T_{j} \leq$ + 125 °C (unless otherwise specified). All voltages are defined with respect to ground. Positive current flowing into the IC.

Parameter	Symbol	Limit Values			Unit	Notes
		min.	typ.	max.		
Propagation delay TxD-to-RxD LOW (recessive to dominant)	t _{PD(L)}	_	1.5	2.1	μs	C_1 = 100 pF; C_2 = 0; R_1 = 100 Ω ; no failures and bus failure cases 1, 2, 3a, 4
		_	1.7	2.4	μs	$C_1 = C_2 = 3.3 \text{ nF};$ $R_1 = 100 \Omega;$ no bus failure and failure cases 1, 2, 3a, 4
		_	1.8	2.5	μs	C_1 100 pF; C_2 = 0; R_1 = 100 Ω ; bus failure cases 3, 5, 6, 6a, 7
		_	2.0	2.6	μs	$C_1 = C_2 = 3.3 \text{ nF};$ $R_1 = 100 \Omega;$ bus failure cases 3, 5, 6, 6a, 7
Propagation delay TxD-to-RxD HIGH (dominant to recessive)	t _{PD(H)}	_	1.5	2.0	μs	C_1 = 100 pF; C_2 = 0; R_1 =100 Ω ; no failures and bus failure cases 1, 2, 3a, 4
		_	2.5	3.5	μs	$C_1 = C_2 = 3.3 \text{ nF};$ $R_1 = 100 \Omega;$ no bus failure and failure cases 1, 2, 3a, 4



Dynamic Characteristics

9 Dynamic Characteristics (cont'd)

4.75 V \leq $V_{CC} \leq$ 5.25 V; 6 V \leq $V_{S} \leq$ 27 V; normal operation mode; - 40 \leq $T_{j} \leq$ + 125 °C (unless otherwise specified). All voltages are defined with respect to ground. Positive current flowing into the IC.

Parameter	Symbol	Limit Values			Unit	Notes
		min.	typ.	max.		
Propagation delay TxD-to-RxD HIGH (dominant to recessive)	$t_{PD(H)}$	_	1.0	2.1	μs	C_1 100 pF; C_2 = 0; R_1 = 100 Ω ; bus failure cases 3, 5, 6, 6a, 7
		_	1.5	2.6	μs	$C_1 = C_2 = 3.3 \text{ nF};$ $R_1 = 100 \Omega;$ bus failure cases 3, 5, 6, 6a, 7
Minimum hold time to go sleep command	t _{h(min)}	15	25	50	μs	_
Edge-count difference (falling edge) between CANH and CANL for failure cases 1, 2, 3a, 4 detection NERR becomes LOW	n _e	-	4	-	_	_
Edge-count difference (rising edge) between CANH and CANL for failure cases 1, 2, 3a, 4 recovery		_	2	_	_	_
TxD permanent dominant disable time	t_{TxD}	1.3	2.0	3.5	ms	_



Test and Application

10 Test and Application




Figure 5 Test Circuits

For isolated testing the CAN Bus Substitute 1 is connected to the CAN Transceiver (see **Figure 5**). The capacitors C_{1-2} simulate the cable. Allowed minimum values of the termination resistors $R_{\rm RTH}$ and $R_{\rm RTL}$ are 500 Ω . Electromagnetic interference on the bus lines is simulated by switching to CAN Bus Substitute 2. The waves of the applied transients will be in accordance with ISO 7637 part 1, test 1, test pulses 1, 2, 3a and 3b.



Test and Application





Figure 6 Application Circuit



Package Outlines

11 Package Outlines



Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information"

SMD = Surface Mounted Device

Dimensions in mm



Edition 2003-07-22

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany

© Infineon Technologies AG 2003

© Infineon Technologies AG 2003. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.