SDLS113 - DECEMBER 1983 - REVISED MARCH 1988

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

The '51 and 'S51 contain two independent 2-wide 2-input AND-OR-INVERT gates. They perform the Boolean function  $Y = \overline{AB + CD}$ .

The 'LS51 contains one 2-wide 3-input and one 2-wide 2-input AND-OR-INVERT gates. They perform the Boolean functions  $1Y = \overline{(1A \cdot 1B \cdot 1C)} + \overline{(1D \cdot 1E \cdot 1F)}$  and  $2Y = \overline{(2A \cdot 2B)} + \overline{(2C \cdot 2D)}$ .


The SN5451, SN54LS51, and SN54S51 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7451, SN74LS51 and SN74S51 are characterized for operation from 0°C to 70°C.

### logic diagrams

2C

RODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include lesting of all parameters.

'51, 'S51



SN5451 J PACKAGE
SN54S51 J OR W PACKAGE
SN7451 N PACKAGE
SN74S51 D OR N PACKAGE
(TOP VIEW)

1A C	1	U 14	VCC
2A [	2	13	1B
28 □	3	12	NU
2C [	4	11	NU
2D 🗀	5	10	1D
2Y [	6	9 🗖	1C
GND [	7	8	1Y
	_		

# SN5451 . . . W PACKAGE (TOP VIEW)

NU [	1	U 14		1D
NU [	2	13		1C
1A [	3	12	Þ	1Y
Vcc [	<b>∃</b> 4	11	þ	GND
1B (	[5	10	口	2Y
2A [	<b>1</b> 6	9	þ	2D
2B [	٦,	8	þ	2C
	_		,	


SN54LS51 . . . J OR W PACKAGE SN74LS51 . . . D OR N PACKAGE (TOP VIEW)

1A 🗆	U14□ v <sub>CC</sub>
2A 🗆 2	13 1C
2B □3	12 D 1B
2C 🗆 4	11 1F
2D 🗆 5	10 <b>口 1</b> E
2Y 🛮 6	9 🗍 1D
GND 7	8 <b>月</b> 1Y


NC- No internal connection

NU - Make no external connection

# SN54S51 . . . FK PACKAGE (TOP VIEW)




# SN54LS51 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection
NU - Make no external connection

## logic symbols†



positive logic:  $Y = \overline{AB + CD}$ 




positive logic:


$$1Y = \overline{(1A \cdot 1B \cdot 1C) + (1D \cdot 1E \cdot 1F)}$$
$$2Y = \overline{(2A \cdot 2B) + (2C \cdot 2D)}$$


<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

#### schematics









#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 1): '	51, 'LS51, 'S51	7 V
Input voltage: '51, 'S51		5.5 V
′LS51		7 V
Operating free-air temperature range	: SN54'	-55°C to 125°C
	SN74'	0°C to 70°C
Storage temperature range		-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.



# SN5451, SN54LS51, SN54S51 SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES

SDLS113 - DECEMBER 1983 - REVISED MARCH 1988

#### recommended operating conditions

			SN5451			SN7451			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	٧	
VIH	High-level input voltage	2			2		İ	V	
VIL	Low-level input voltage			0.8			0.8	V	
ГОН	High-level output current			- 0.4			- 0.4	mΑ	
loL	Low-level output current			16			16	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS †		SN5451			UNIT		
PARAMETER	TEST COND			TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIK	V <sub>CC</sub> = MIN, I <sub>I</sub> = - 12 mA		Ì		- 1.5			- 1.5	V
Voн	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	I <sub>OH</sub> = - 0.4 mA	2.4	3.4		2.4	3.4		٧
VOL	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	٧
	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V				1			1	mA
ЧH	V <sub>CC</sub> = MAX, V <sub>1</sub> = 2.4 V				40			40	μΑ
IIL	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V				<b>–</b> 1.6			- 1.6	mA
1088	V <sub>CC</sub> = MAX		- 20		- 55	- 18		- 55	mA
<sup>1</sup> CCH	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0 V			4	8		4	8	mA
<sup>I</sup> CCL	V <sub>CC</sub> = MAX, See Note 2			7.4	14		7.4	14	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS			TYP	MAX	UNIT
<sup>t</sup> PLH	A		B. = 400 O	C. = 15 n E		13	22	ns
tPHL	Any	1	R <sub>L</sub> = 400 Ω,	C <sub>L</sub> = 15 pF		8	15	113

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25° C. § Not more than one output should be shorted at a time.

#### recommended operating conditions

		s	SN54LS51			SN74LS51			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			0.7			8.0	٧	
1он	High-level output current			- 0.4			-0.4	mA	
loL	Low-level output current			4			8	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

242445	TEST CONDITIONS †		S	SN54LS51			SN74LS51			
PARAMETER		TEST COND	ITIONS T	MIN	TYP ‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = MIN,	I <sub>I</sub> = - 18 mA				<b>– 1,5</b>			<b>– 1.5</b>	·V
Voн	V <sub>CC</sub> = MIN,	V <sub>IL</sub> = MAX,	I <sub>OH</sub> = - 0.4 mA	2,5	3.4		2.7	3.4		V
	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	1 <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4	V
VOL	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 8 mA					0.35	0.5	ľ
I <sub>1</sub>	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V				0.1			0.1	mA
ΙΗ	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				20			20	μА
IIL	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V				- 0.4			- 0.4	mA
IOS§	V <sub>CC</sub> = MAX			- 20		- 100	- 20		100	mA
Іссн	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0 V			8.0	1.6		8.0	1.6	mA
ICCL	V <sub>CC</sub> = MAX,	See Note 2			1,4	2.8		1.4	2.8	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	IDITIONS	MIN TYP	MAX	UNIT
t <sub>PLH</sub>	<b>A</b>		B. =210	C. = 15 pE	12	20	ns
tPHL	Any	Y	$R_L = 2 k\Omega$ , $C_L = 15 pF$	12.5	20	กร	

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

# SN5451, SN54LS51, SN54S51 SN7451, SN74LS51, SN74S51 AND-OR-INVERT GATES

SDLS113 - DECEMBER 1983 - REVISED MARCH 1988

#### recommended operating conditions

			SN54S51			SN74S51			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	V	
VIH	High-level input voltage	2			2			V	
VIL	Low-level input voltage			8.0			0.8	V	
ІОН	High-level output current			1			- 1	mA	
loL	Low-level output current			20			20	mA	
TA	Operating free-air temperature	- 55		125	0		70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS †				SN54S51			SN74S51		
				MIN	TYP ‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V <sub>CC</sub> = MIN,	I <sub>I</sub> = - 18 mA				1.2			1.2	V
Voн	V <sub>CC</sub> = MIN,	V <sub>1L</sub> = 0.8 V,	I <sub>OH</sub> = -1 mA	2.5	3.4		2.7	3.4		V
VOL	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 20 mA			0.5			0.5	V
1	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				1			1	mA
Т	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V				50			50	μΑ
I <sub>I</sub> L	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.5 V				-2			-2	mA
loss	V <sub>CC</sub> = MAX			- 40		- 100	40		100	mA
Іссн	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0 V			8.2	17.8		8.2	17.8	mA
ICCL	V <sub>CC</sub> = MAX,	See Note 2			13.6	22		13.6	22	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: All inputs of one AND gate at 4.5 V, all others at GND.

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CON	MIN TYP	MAX	UNIT	
tPLH	Any	Y	R <sub>L</sub> = 280 Ω,	C <sub>L</sub> = 15 pF	3.5	5.5	ns
<sup>t</sup> PHL					3.5	5.5	ns
<sup>t</sup> PLH			R <sub>L</sub> = 280 Ω,	C <sub>L</sub> = 50 pF	5		ns
<sup>t</sup> PHL					5.5		ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>\</sup>ddagger$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .  $\S$  Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated