

June 1989

# 5476/DM5476/DM7476 Dual Master-Slave J-K Flip-Flops with Clear, Preset, and Complementary Outputs

## **General Description**


This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop after a complete clock pulse. While the clock is low the slave is isolated from the master. On the positive transition of the clock, the data from the J and K inputs is transferred to the master. While the clock is high the J and K inputs are disabled. On the negative transition of the clock, the data from the master is trans-

ferred to the slave. The logic state of J and K inputs must not be allowed to change while the clock is high. The data is transfered to the outputs on the falling edge of the clock pulse. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

#### **Features**

Alternate Military/Aerospace device (5476) is available.
 Contact a National Semiconductor Sales Office/Distributor for specifications.

### **Connection Diagram**



Order Number 5476DMQB, 5476FMQB, DM5476J, DM5476W or DM7476N See NS Package Number J16A, N16E or W16A

## **Function Table**

		Outputs				
PR	CLR	CLK	J	K	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Х	Х	Х	L	Н
L	L	X	Х	Χ	H*	H*
Н	Н	Л	L	L	Q <sub>0</sub>	$\overline{Q}_0$
Н	Н	Л	Н	L	Н	L
Н	Н	Л	L	Н	L	Н
Н	Н	Л	Н	Н	To	ggle

- H = High Logic Level
- L = Low Logic Level
- X = Either Low or High Logic Level
- \_\_ = Positive pulse data. The J and K inputs must be held constant while the clock is high. Data is transfered to the outputs on the falling edge of the clock pulse.
- \* = This configuration is nonstable; that is, it will not persist when the preset and/or clear inputs return to their inactive (high) level.
- $\mathbf{Q}_0 = \mathbf{The}$  output logic level before the indicated input conditions were established.

Toggle = Each output changes to the complement of its previous level on each complete active high level clock pulse.



#### **Absolute Maximum Ratings (Note)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage 5.5V
Operating Free Air Temperature Range

DM74  $0^{\circ}\text{C to } + 70^{\circ}\text{C}$ Storage Temperature Range  $-65^{\circ}\text{C to } + 150^{\circ}\text{C}$  Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Dara	Parameter		DM5476		DM7476			Units
Syllibol	Parameter		Min	Nom	Max	Min	Nom	Max	Ullits
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input	Voltage	2			2			V
V <sub>IL</sub>	Low Level Input Voltage				0.8			0.8	V
I <sub>OH</sub>	High Level Output Current				-0.4			-0.4	mA
I <sub>OL</sub>	Low Level Outpu	ıt Current			16	•		16	mA
f <sub>CLK</sub>	Clock Frequency (Note 6)		0		15	0		15	MHz
t <sub>W</sub>	Pulse Width	Clock High	20			20			
	(Note 6)	Clock Low	47			47			ns
		Preset Low	25			25			113
		Clear Low	25			25			
t <sub>SU</sub>	Input Setup Time	e (Notes 1 & 6)	0 ↑			0 ↑			ns
t <sub>H</sub>	Input Hold Time	(Notes 1 & 6)	0 \			0 \			ns
T <sub>A</sub> Free Air Operating Temperatu		ng Temperature	-55		125	0		70	°C

# **Electrical Characteristics** over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 2)	Max	Units
$V_{I}$	Input Clamp Voltage	$V_{CC} = Min, I_I = -12 mA$				-1.5	٧
V <sub>OH</sub>	High Level Output Voltage	$\begin{aligned} & V_{CC} = Min, I_{OH} = Max \\ & V_{IL} = Max, V_{IH} = Min \\ & V_{CC} = Min, I_{OL} = Max \\ & V_{IH} = Min, V_{IL} = Max \end{aligned}$		2.4	3.4		٧
$V_{OL}$	Low Level Output Voltage				0.2	0.4	٧
lı	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I <sub>IH</sub>	High Level Input Current	$V_{CC} = Max$ $V_I = 2.4V$	J, K			40	μΑ
			Clock			80	
			Clear			80	
			Preset			80	
I <sub>IL</sub>	Low Level Input	V <sub>CC</sub> = Max	J, K			-1.6	
Current	$V_I = 0.4V$	Clock			-3.2	mA	
		(Note 5)	Clear			-3.2	i iiiA
			Preset			-3.2	
los	Short Circuit	V <sub>CC</sub> = Max	DM54	-20		-55	- mA
	Output Current	(Note 3)	DM74	-18		-55	
Icc	Supply Current	V <sub>CC</sub> = Max (No	ote 4)		18	34	mA

Note 1: The symbol (↑, ↓) indicates the edge of the clock pulse is used for reference (↑) for rising edge, (↓) for falling edge.

Note 2: All typicals are at  $V_{CC}=5V$ ,  $T_A=25^{\circ}C$ .

Note 3: Not more than one output should be shorted at a time.

Note 4: With all outputs open, I<sub>CC</sub> is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement the clock input is grounded.


Note 5: Clear is measured with preset high and preset is measured with clear high.

Note 6:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

<b>SWITCHING OTIAL ACTOLISTICS</b> at $V_{CC} = 5V$ and $V_{CC} = 5V$	Switching Characteristics at $V_{CC} = t$	5V and $T_A=25^{\circ}\text{C}$ (See Section 1 for Test Waveforms and Output Loa	ıd)
---	---	--	-----

Symbol	Parameter	From (Input) To (Output)	R <sub>L</sub> = C <sub>L</sub> =	Units	
		To (Output)	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency		15		MHz
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Preset to $\overline{\mathbb{Q}}$		40	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Preset to Q		25	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Q		40	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clear to Q		25	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clock to Q or $\overline{Q}$		40	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Clock to Q or $\overline{\mathbb{Q}}$		25	ns

# Physical Dimensions inches (millimeters)



16-Lead Ceramic Dual-In-Line Package (J) Order Number 5476DMQB or DM5476J NS Package Number J16A

#### Physical Dimensions inches (millimeters) (Continued) 0.740 - 0.780 (18.80 - 19.81) 0.090 (2.286) 16 15 14 13 12 11 10 9 16 15 INDEX AREA 0.250 ± 0.010 (6.350 ± 0.254) ĺO PIN NO. 1 IDENT PIN NO. 1 1 2 3 4 5 6 7 8 1 2 \_ IDENT OPTION 02 OPTION 01 0.065 (1.651) 0.300 - 0.320 (7.620 - 8.128) $\frac{0.060}{(1.524)}$ TYP 4º TYP OPTIONAL $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ 95°±5° $\frac{0.008 - 0.016}{(0.203 - 0.406)}$ TYP 90°±4° TYP $\frac{0.280}{(7.112)}$ 0.125 - 0.150 (3.175 - 3.810) 0.030 ± 0.015 (0.762 ± 0.381) 0.014 - 0.023 (0.356 - 0.584) TYP 0.100 ± 0.010 (2.540 ± 0.254) (0.325 +0.040 -0.015 0.050 ± 0.010 (1.270 ± 0.254) TYP N16E (REV F) (8.255 +1.016) -0.381 16-Lead Molded Dual-In-Line Package (N) Order Number DM7476N NS Package Number N16E $\frac{0.050-0.080}{(1.270-2.032)}$ 0.371 - 0.390 (9.423 - 9.906) 0.004 - 0.006 (0.102 - 0.152) $\frac{0.050 \pm 0.005}{(1.270 \pm 0.127)} \text{ TYP}$ -- 0.000 MIN TYP 0.250 - 0.370(6.350 - 9.398) 0.300 0.245 - 0.275 (6.223 - 6.985) 0.008 - 0.012 (0.203 - 0.305) DETAIL A ----PIN ND. 1 0.250 0.370 DETAIL A IDENT (6.350 - 9.398) 0.015 - 0.019 (0.381 - 0.482) TYP $\frac{0.026 - 0.040}{(0.660 - 1.016)}$

#### 16-Lead Ceramic Flat Package (W) Order Number 5476FMQB or DM7476W NS Package Number W16A

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86
Email: cnjwge@tevm2.nsc.com
Deutsch Tel: (+49) 0-180-530 85 85
English Tel: (+49) 0-180-532 78 32
Français Tel: (+49) 0-180-532 78 61
Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408