

National Semiconductor

November 1998

54AC163 • 54ACT163 Synchronous Presettable Binary Counter

General Description


The 'AC/'ACT163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'AC/ 'ACT163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

- Synchronous counting and loading
- High-speed synchronous expansion
- Typical count rate of 125 MHz
- Outputs source/sink 24 mA
- 'ACT163 has TTL-compatible inputs
- Standard Microcircuit Drawing (SMD) - 'AC163: 5962-89582
 - 'ACT163: 5962-91723

Features


■ I_{CC} reduced by 50%

Logic Symbols



Pin	Description
Names	
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input
SR	Synchronous Reset Input
P ₀ -P ₃	Parallel Data Inputs
PE	Parallel Enable Input
Q_0-Q_3	Flip-Flop Outputs
TC	Terminal Count Output

IEEE/IEC




FACT™ is a trademark of Fairchild Semiconductor Corporation.




Connection Diagrams

Pin Assignment for DIP and Flatpak



Pin Assignment for LCC



Functional Description

The 'AC/'ACT163 counts in modulo-16 binary sequence. From state 15 (HHHH) it increments to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: synchronous reset, parallel load, count-up and hold. Four control inputs — Synchronous Reset (\overline{SR}), Parallel Enable (\overline{PE}), Count Enable Parallel (CEP) and Count Enable Trickle (CET) - determine the mode of operation, as shown in the Mode Select Table. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and SR HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The 'AC/'ACT163 uses D-type edge-triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways.

Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the $\overline{\text{CEP}}$ to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters

Logic Equations: Count Enable = CEP • CET • $\overline{\text{PE}}$ $TC = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot CET$


Mode Select Table

SR	PE	CET	CEP	Action on the Rising
				Clock Edge (✓)
L	Χ	Х	Х	Reset (Clear)
Н	L	X	X	Load $(P_n \rightarrow Q_n)$
Н	Н	Н	Н	Count (Increment)
Н	Н	L	X	No Change (Hold)
Н	Н	X	L	No Change (Hold)

H = HIGH Voltage Level


L = LOW Voltage Level X = Immaterial

State Diagram



www.national.com

State Diagram (Continued) COUNT CET TO CET



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (I _{IK})	
$V_1 = -0.5V$	–20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V _I)	$-0.5V$ to V_{CC} + $0.5V$
DC Output Diode Current (IOK)	
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	$-0.5V$ to V_{CC} + $0.5V$
DC Output Source	
or Sink Current (I _O)	±50 mA

 $\begin{array}{lll} \text{DC V}_{\text{CC}} \text{ or Ground Current} \\ \text{per Output Pin (I}_{\text{CC}} \text{ or I}_{\text{GND}}) & \pm 50 \text{ mA} \\ \text{Storage Temperature (T}_{\text{STG}}) & -65^{\circ}\text{C to } +150^{\circ}\text{C} \end{array}$

Junction Temperature (T_J)

CDIP 175°C

Recommended Operating Conditions

Supply Voltage ($V_{\rm CC}$)

 $\begin{tabular}{lll} 'AC & 2.0V to 6.0V \\ 'ACT & 4.5V to 5.5V \\ Input Voltage (V_I) & 0V to V_{CC} \\ Output Voltage (V_O) & 0V to V_{CC} \\ \end{tabular}$

Operating Temperature (T_A)

Minimum Input Edge Rate $(\Delta V/\Delta t)$

'AC Devices

 $\rm V_{IN}$ from 30% to 70% of $\rm V_{CC}$

 $V_{CC} @ 3.3V, 4.5V, 5.5V$ 125 mV/ns

Minimum Input Edge Rate ($\Delta V/\Delta t$)

'ACT Devices

 V_{IN} from 0.8V to 2.0V

V_{CC} @ 4.5V, 5.5V

125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACTTM circuits outside databook specifications.

DC Characteristics for 'AC Family Devices

			54AC		
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions
		(V)	-55°C to +125°C		
			Guaranteed		
			Limits		
V_{IH}	Minimum High Level	3.0	2.1		V _{OUT} = 0.1V
	Input Voltage	4.5	3.15	V	or V _{CC} – 0.1V
		5.5	3.85		
V_{IL}	Maximum Low Level	3.0	0.9		V _{OUT} = 0.1V
	Input Voltage	4.5	1.35	V	or V _{CC} – 0.1V
		5.5	1.65		
V _{OH}	Minimum High Level	3.0	2.9		I _{OUT} = -50 μA
	Output Voltage	4.5	4.4	V	
		5.5	5.4		
					(Note 2)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0	2.4		$I_{OH} = -12 \text{ mA}$
		4.5	3.7	V	$I_{OH} = -24 \text{ mA}$
		5.5	4.7		I _{OH} = -24 mA
V_{OL}	Maximum Low Level	3.0	0.1		I _{OUT} = 50 μA
	Output Voltage	4.5	0.1	V	
		5.5	0.1		
					(Note 2)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0	0.50		I _{OL} = 12 mA
		4.5	0.50	V	I _{OL} = 24 mA
		5.5	0.50		I _{OL} = 24 mA
I _{IN}	Maximum Input	5.5	±1.0	μA	$V_I = V_{CC}$, GND
	Leakage Current				
I _{OLD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 3)	5.5	-50	mA	V _{OHD} = 3.85V Min

DC Characteristics for 'AC Family Devices (Continued)

Symbol	Parameter	V _{cc} (V)	54AC T _A = -55°C to +125°C Guaranteed Limits	Units	Conditions
I _{cc}	Maximum Quiescent Supply Current	5.5	160	μА	V _{IN} = V _{CC} or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC} .

 I_{CC} for 54AC @ 25°C is identical to 74AC @ 25°C.

DC Characteristics for 'ACT Family Devices

			54ACT		
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions
		(V)	-55°C to +125°C		
			Guaranteed		
			Limits		
V _{IH}	Minimum High Level	4.5	3.0	V	V _{OUT} = 0.1V
	Input Voltage (Note 7)	5.5	3.0		or V _{CC} – 0.1V
V_{IL}	Maximum Low Level	4.5	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	0.8		or V _{CC} – 0.1V
V_{OH}	Minimum High Level	4.5	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.4		
					(Note 5)
					$V_{IN} = V_{IL}$ or 3.0V
		4.5	3.70	V	$I_{OH} = -24 \text{ mA}$
		5.5	4.70		$I_{OH} = -24 \text{ mA}$
V_{OL}	Maximum Low Level	4.5	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.1		
					(Note 5)
					$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5	0.50	V	I _{OL} = 24 mA
		5.5	0.50		I _{OL} = 24 mA
I _{IN}	Maximum Input	5.5	±1.0	μA	$V_I = V_{CC}$, GND
	Leakage Current				
I_{CCT}	Maximum	5.5	1.6	mA	$V_I = V_{CC} - 2.1V$
	I _{CC} /Input				
I _{OLD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 6)	5.5	-50	mA	V _{OHD} = 3.85V Min
Icc	Maximum Quiescent	5.5	80.0	μA	V _{IN} = V _{CC}
	Supply Current				or GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

Note 7: For dynamic operation, a V_{IH} level between 2.0 and 3.0V may be recognized by this device as a high logic level input. For static operation, a $V_{IH} \ge 2.0V$ will be recognized by this device as a high logic level input. Users are cautioned to verify that this will not affect their system.

www.national.com

AC Elect	rical Characteristics				
	Parameter		54	AC	Units
		V _{cc}	T _A =	–55°C	
Symbol		(V)	to +	125°C	
		(Note 8)	C _L =	50 pF	
			Min	Max	
f _{max}	Maximum Clock	3.3	55		MHz
	Frequency	5.0	90		
t _{PLH}	Propagation Delay, CP to Q _n	3.3	1.0	13.5	ns
	(PE Input HIGH or LOW)	5.0	1.5	9.5	
t _{PHL}	Propagation Delay, CP to Q _n	3.3	1.0	12.5	ns
	(PE Input HIGH or LOW)	5.0	1.5	9.5	
t _{PLH}	Propagation Delay	3.3	1.0	16.5	ns
	CP to TC	5.0	1.5	11.0	
t _{PHL}	Propagation Delay	3.3	1.0	15.0	ns
	CP to TC	5.0	1.5	11.0	
t _{PLH}	Propagation Delay	3.3	1.0	11.0	ns
	CET to TC	5.0	1.5	7.5	
t _{PHL}	Propagation Delay	3.3	1.0	12.0	ns
	CET to TC	5.0	1.5	9.0	

Note 8: Voltage Range 3.3 is 3.3V ±0.3V Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements

			54AC	
		V _{cc}	T _A = -55°C	1
Symbol	Parameter	(V)	to +125°C	Units
		(Note 9)	C _L = 50 pF	
			Guaranteed Minimum	
t _s	Setup Time, HIGH or LOW	3.3	17.0	ns
	P _n to CP	5.0	11.0	
t _h	Hold Time, HIGH or LOW	3.3	-0.5	ns
	P _n to CP	5.0	0	
t _s	Setup Time, HIGH or LOW	3.3	17.0	ns
	SR to CP	5.0	12.0	
t _h	Hold Time, HIGH or LOW	3.3	-0.5	ns
	SR to CP	5.0	0	
t _s	Setup Time, HIGH or LOW	3.3	16.0	ns
	PE to CP	5.0	9.5	
t _h	Hold Time, HIGH or LOW	3.3	-0.5	ns
	PE to CP	5.0	0	
t _s	Setup Time, HIGH or LOW	3.3	8.0	ns
	CEP or CET to CP	5.0	5.5	
t _h	Hold Time, HIGH or LOW	3.3	0	ns
	CEP or CET to CP	5.0	0.5	
t _w	Clock Pulse Width (Load)	3.3	5.0	ns
	HIGH or LOW	5.0	5.0	
t _w	Clock Pulse Width (Count)	3.3	5.0	ns
	HIGH or LOW	5.0	5.0	

Note 9: Voltage Range 3.3 is 3.3V ±0.3V Voltage Range 5.0 is 5.0V ±0.5V

	Parameter	V _{cc}	54/	ACT	
			T _A =	1	
Symbol		(V)	to +1	125°C	Units
		(Note 10)	C _L =	50 pF	
			Min	Max	
f _{max}	Maximum Clock	5.0	90		MHz
	Frequency				
t _{PLH}	Propagation Delay, CP to Q _n	5.0	1.5	10.5	ns
	(PE Input HIGH or LOW)				
t _{PHL}	Propagation Delay, CP to Q _n	5.0	1.5	10.5	ns
	(PE Input HIGH or LOW)				
t _{PLH}	Propagation Delay	5.0	1.5	12.5	ns
	CP to TC				
t _{PHL}	Propagation Delay	5.0	1.5	13.0	ns
	CP to TC				
t _{PLH}	Propagation Delay	5.0	1.5	9.5	ns
	CET to TC				
t _{PHL}	Propagation Delay	5.0	1.5	9.5	ns
	CET to TC				

Note 10: Voltage Range 5.0 is 5.0V ± 0.5 V

AC Operating Requirements


Symbol	Parameter	V _{cc} (V) (Note 11)	54ACT T _A = -55°C to +125°C C _L = 50 pF Guaranteed Minimum	Units
t _s	Setup Time, HIGH or LOW P _n to CP	5.0	13.5	ns
t _h	Hold Time, HIGH or LOW P _n to CP	5.0	0.5	ns
t _s	Setup Time, HIGH or LOW SR to CP	5.0	13.5	ns
t _h	Hold Time, HIGH or LOW SR to CP	5.0	0.0	ns
t _s	Setup Time, HIGH or LOW PE to CP	5.0	11.5	ns
t _h	Hold Time, HIGH or LOW PE to CP	5.0	0.0	ns
t _s	Setup Time, HIGH or LOW CEP or CET to CP	5.0	7.0	ns
t _h	Hold Time, HIGH or LOW CEP or CET to CP	5.0	0.5	ns
t _w	Clock Pulse Width (Load) HIGH or LOW	5.0	5.0	ns
t _w	Clock Pulse Width (Count) HIGH or LOW	5.0	5.0	ns


Note 11: Voltage Range 5.0 is 5.0V ±0.5V

www.national.com


Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation	45.0	pF	V _{CC} = 5.0V
	Capacitance			





Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas Tel: 1-800-272-9959

Fax: 1-800-737-7018 Email: support@nsc.com

www.national.com

National Semiconductor

Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58

Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179