November 1998

National Semiconductor

54AC163 • 54ACT163
Synchronous Presettable Binary Counter

General Description

The 'AC/'ACT163 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'AC/ 'ACT163 has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock.

- Synchronous counting and loading
- High-speed synchronous expansion
- Typical count rate of 125 MHz
- Outputs source/sink 24 mA
- 'ACT163 has TTL-compatible inputs
- Standard Microcircuit Drawing (SMD)
 — 'AC163: 5962-89582
  — 'ACT163: 5962-91723

Features

- I_{CC} reduced by 50%

Logic Symbols

DS100275-1

| Pin Names	Description
CEP	Count Enable Parallel Input
CET	Count Enable Trickle Input
CP	Clock Pulse Input
$\overline{SR}$	Synchronous Reset Input
P_0–P_3	Parallel Data Inputs
$\overline{PE}$	Parallel Enable Input
Q_0–Q_3	Flip-Flop Outputs
TC	Terminal Count Output

IEEE/IEC

DS100275-2

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Connection Diagrams

**Pin Assignment
for DIP and Flatpak**

```
        ┌───┬─┐───┐
 SR  ──┤1      16├── V_CC
 CP  ──┤2      15├── TC
 P_0 ──┤3      14├── Q_0
 P_1 ──┤4      13├── Q_1
 P_2 ──┤5      12├── Q_2
 P_3 ──┤6      11├── Q_3
 CEP ──┤7      10├── CET
 GND ──┤8       9├── PE
        └─────────┘
```

DS100275-3

**Pin Assignment
for LCC**

```
        P_3 P_2 NC P_1 P_0
         8   7  6  5  4

 CEP  9 ┌─────────────┐ 3  CP
 GND 10 │             │ 2  SR
 NC  11 │             │ 1  NC
 PE  12 │             │ 20 V_CC
 CET 13 └─────────────┘ 19 TC

         14  15  16  17  18
         Q_3 Q_2 NC Q_1 Q_0
```

DS100275-4

Functional Description

The 'AC/'ACT163 counts in modulo-16 binary sequence. From state 15 (HHHH) it increments to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: synchronous reset, parallel load, count-up and hold. Four control inputs — Synchronous Reset ($\overline{SR}$), Parallel Enable ($\overline{PE}$), Count Enable Parallel (CEP) and Count Enable Trickle (CET) — determine the mode of operation, as shown in the Mode Select Table. A LOW signal on $\overline{SR}$ overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on $\overline{PE}$ overrides counting and allows information on the Parallel Data (P_n) inputs to be loaded into the flip-flops on the next rising edge of CP. With $\overline{PE}$ and $\overline{SR}$ HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The 'AC/'ACT163 uses D-type edge-triggered flip-flops and changing the $\overline{SR}$, $\overline{PE}$, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways.

Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to $\overline{TC}$ delay of the first stage, plus the cumulative $\overline{CET}$ to $\overline{TC}$ delays of the intermediate stages, plus the $\overline{CET}$ to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in *Figure 2* are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to $\overline{TC}$ de-

lay of the first stage plus the $\overline{CEP}$ to CP setup time of the last stage. The $\overline{TC}$ output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters.

Logic Equations: Count Enable = CEP • CET • $\overline{PE}$

TC = Q_0 • Q_1 • Q_2 • Q_3 • CET

Mode Select Table

$\overline{SR}$	$\overline{PE}$	CET	CEP	Action on the Rising Clock Edge (⎍)
L	X	X	X	Reset (Clear)
H	L	X	X	Load ($P_n \rightarrow Q_n$)
H	H	H	H	Count (Increment)
H	H	L	X	No Change (Hold)
H	H	X	L	No Change (Hold)

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

State Diagram


DS100275-5

State Diagram (Continued)

FIGURE 1.

DS100275-8

FIGURE 2.

DS100275-9

Block Diagram

DS100275-6

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	−0.5V to +7.0V
DC Input Diode Current (I_{IK})	
V_I = −0.5V	−20 mA
V_I = V_{CC} + 0.5V	+20 mA
DC Input Voltage (V_I)	−0.5V to V_{CC} + 0.5V
DC Output Diode Current (I_{OK})	
V_O = −0.5V	−20 mA
V_O = V_{CC} + 0.5V	+20 mA
DC Output Voltage (V_O)	−0.5V to V_{CC} + 0.5V
DC Output Source	
or Sink Current (I_O)	±50 mA
DC V_{CC} or Ground Current	
per Output Pin (I_{CC} or I_{GND})	±50 mA
Storage Temperature (T_{STG})	−65˚C to +150˚C
Junction Temperature (T_J)	
CDIP	175˚C

Recommended Operating Conditions

Supply Voltage (V_{CC})	
'AC	2.0V to 6.0V
'ACT	4.5V to 5.5V
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	
54AC/ACT	−55˚C to +125˚C
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
'AC Devices	
V_{IN} from 30% to 70% of V_{CC}	
V_{CC} @ 3.3V, 4.5V, 5.5V	125 mV/ns
Minimum Input Edge Rate ($\Delta V/\Delta t$)	
'ACT Devices	
V_{IN} from 0.8V to 2.0V	
V_{CC} @ 4.5V, 5.5V	125 mV/ns

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

DC Characteristics for 'AC Family Devices

Symbol	Parameter	V_{CC} (V)	54AC T_A = −55˚C to +125˚C Guaranteed Limits	Units	Conditions
V_{IH}	Minimum High Level Input Voltage	3.0	2.1		V_{OUT} = 0.1V or V_{CC} − 0.1V
		4.5	3.15	V	
		5.5	3.85		
V_{IL}	Maximum Low Level Input Voltage	3.0	0.9		V_{OUT} = 0.1V or V_{CC} − 0.1V
		4.5	1.35	V	
		5.5	1.65		
V_{OH}	Minimum High Level Output Voltage	3.0	2.9		I_{OUT} = −50 µA
		4.5	4.4	V	
		5.5	5.4		
		3.0	2.4		(Note 2) V_{IN} = V_{IL} or V_{IH} I_{OH} = −12 mA
		4.5	3.7	V	I_{OH} = −24 mA
		5.5	4.7		I_{OH} = −24 mA
V_{OL}	Maximum Low Level Output Voltage	3.0	0.1		I_{OUT} = 50 µA
		4.5	0.1	V	
		5.5	0.1		
		3.0	0.50		(Note 2) V_{IN} = V_{IL} or V_{IH} I_{OL} = 12 mA
		4.5	0.50	V	I_{OL} = 24 mA
		5.5	0.50		I_{OL} = 24 mA
I_{IN}	Maximum Input Leakage Current	5.5	±1.0	µA	V_I = V_{CC}, GND
I_{OLD}	Minimum Dynamic Output Current (Note 3)	5.5	50	mA	V_{OLD} = 1.65V Max
I_{OHD}		5.5	−50	mA	V_{OHD} = 3.85V Min

DC Characteristics for 'AC Family Devices (Continued)

Symbol	Parameter	V_{CC} (V)	54AC T_A = −55°C to +125°C Guaranteed Limits	Units	Conditions
I_{CC}	Maximum Quiescent Supply Current	5.5	160	µA	$V_{IN} = V_{CC}$ or GND

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

I_{CC} for 54AC @ 25°C is identical to 74AC @ 25°C.

DC Characteristics for 'ACT Family Devices

Symbol	Parameter	V_{CC} (V)	54ACT T_A = −55°C to +125°C Guaranteed Limits	Units	Conditions
V_{IH}	Minimum High Level Input Voltage (Note 7)	4.5 5.5	3.0 3.0	V	V_{OUT} = 0.1V or V_{CC} − 0.1V
V_{IL}	Maximum Low Level Input Voltage	4.5 5.5	0.8 0.8	V	V_{OUT} = 0.1V or V_{CC} − 0.1V
V_{OH}	Minimum High Level Output Voltage	4.5 5.5	4.4 5.4	V	I_{OUT} = −50 µA
		4.5 5.5	3.70 4.70	V	(Note 5) $V_{IN} = V_{IL}$ or 3.0V I_{OH} = −24 mA I_{OH} = −24 mA
V_{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.1 0.1	V	I_{OUT} = 50 µA
		4.5 5.5	0.50 0.50	V	(Note 5) $V_{IN} = V_{IL}$ or V_{IH} I_{OL} = 24 mA I_{OL} = 24 mA
I_{IN}	Maximum Input Leakage Current	5.5	±1.0	µA	$V_I = V_{CC}$, GND
I_{CCT}	Maximum I_{CC}/Input	5.5	1.6	mA	$V_I = V_{CC}$ − 2.1V
I_{OLD}	Minimum Dynamic Output Current (Note 6)	5.5	50	mA	V_{OLD} = 1.65V Max
I_{OHD}		5.5	−50	mA	V_{OHD} = 3.85V Min
I_{CC}	Maximum Quiescent Supply Current	5.5	80.0	µA	$V_{IN} = V_{CC}$ or GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

Note 7: For dynamic operation, a V_{IH} level between 2.0 and 3.0V may be recognized by this device as a high logic level input. For static operation, a $V_{IH} \geq 2.0$V will be recognized by this device as a high logic level input. Users are cautioned to verify that this will not affect their system.

AC Electrical Characteristics

Symbol	Parameter	V_{CC} (V) (Note 8)	54AC $T_A = -55°C$ to $+125°C$ $C_L = 50$ pF		Units
			Min	Max	
f_{max}	Maximum Clock	3.3	55		MHz
	Frequency	5.0	90		
t_{PLH}	Propagation Delay, CP to Q_n	3.3	1.0	13.5	ns
	($\overline{PE}$ Input HIGH or LOW)	5.0	1.5	9.5	
t_{PHL}	Propagation Delay, CP to Q_n	3.3	1.0	12.5	ns
	($\overline{PE}$ Input HIGH or LOW)	5.0	1.5	9.5	
t_{PLH}	Propagation Delay	3.3	1.0	16.5	ns
	CP to TC	5.0	1.5	11.0	
t_{PHL}	Propagation Delay	3.3	1.0	15.0	ns
	CP to TC	5.0	1.5	11.0	
t_{PLH}	Propagation Delay	3.3	1.0	11.0	ns
	CET to TC	5.0	1.5	7.5	
t_{PHL}	Propagation Delay	3.3	1.0	12.0	ns
	CET to TC	5.0	1.5	9.0	

Note 8: Voltage Range 3.3 is 3.3V ±0.3V

Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements

Symbol	Parameter	V_{CC} (V) (Note 9)	54AC $T_A = -55°C$ to $+125°C$ $C_L = 50$ pF Guaranteed Minimum	Units
t_s	Setup Time, HIGH or LOW	3.3	17.0	ns
	P_n to CP	5.0	11.0	
t_h	Hold Time, HIGH or LOW	3.3	−0.5	ns
	P_n to CP	5.0	0	
t_s	Setup Time, HIGH or LOW	3.3	17.0	ns
	$\overline{SR}$ to CP	5.0	12.0	
t_h	Hold Time, HIGH or LOW	3.3	−0.5	ns
	$\overline{SR}$ to CP	5.0	0	
t_s	Setup Time, HIGH or LOW	3.3	16.0	ns
	$\overline{PE}$ to CP	5.0	9.5	
t_h	Hold Time, HIGH or LOW	3.3	−0.5	ns
	$\overline{PE}$ to CP	5.0	0	
t_s	Setup Time, HIGH or LOW	3.3	8.0	ns
	CEP or CET to CP	5.0	5.5	
t_h	Hold Time, HIGH or LOW	3.3	0	ns
	CEP or CET to CP	5.0	0.5	
t_w	Clock Pulse Width (Load)	3.3	5.0	ns
	HIGH or LOW	5.0	5.0	
t_w	Clock Pulse Width (Count)	3.3	5.0	ns
	HIGH or LOW	5.0	5.0	

Note 9: Voltage Range 3.3 is 3.3V ±0.3V

Voltage Range 5.0 is 5.0V ±0.5V

AC Electrical Characteristics

Symbol	Parameter	V_{CC} (V) (Note 10)	54ACT $T_A = -55°C$ to $+125°C$ $C_L = 50$ pF		Units
			Min	Max	
f_{max}	Maximum Clock Frequency	5.0	90		MHz
t_{PLH}	Propagation Delay, CP to Q_n ($\overline{PE}$ Input HIGH or LOW)	5.0	1.5	10.5	ns
t_{PHL}	Propagation Delay, CP to Q_n ($\overline{PE}$ Input HIGH or LOW)	5.0	1.5	10.5	ns
t_{PLH}	Propagation Delay CP to TC	5.0	1.5	12.5	ns
t_{PHL}	Propagation Delay CP to TC	5.0	1.5	13.0	ns
t_{PLH}	Propagation Delay CET to TC	5.0	1.5	9.5	ns
t_{PHL}	Propagation Delay CET to TC	5.0	1.5	9.5	ns

Note 10: Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements

Symbol	Parameter	V_{CC} (V) (Note 11)	54ACT $T_A = -55°C$ to $+125°C$ $C_L = 50$ pF Guaranteed Minimum	Units
t_s	Setup Time, HIGH or LOW P_n to CP	5.0	13.5	ns
t_h	Hold Time, HIGH or LOW P_n to CP	5.0	0.5	ns
t_s	Setup Time, HIGH or LOW $\overline{SR}$ to CP	5.0	13.5	ns
t_h	Hold Time, HIGH or LOW $\overline{SR}$ to CP	5.0	0.0	ns
t_s	Setup Time, HIGH or LOW $\overline{PE}$ to CP	5.0	11.5	ns
t_h	Hold Time, HIGH or LOW $\overline{PE}$ to CP	5.0	0.0	ns
t_s	Setup Time, HIGH or LOW CEP or CET to CP	5.0	7.0	ns
t_h	Hold Time, HIGH or LOW CEP or CET to CP	5.0	0.5	ns
t_w	Clock Pulse Width (Load) HIGH or LOW	5.0	5.0	ns
t_w	Clock Pulse Width (Count) HIGH or LOW	5.0	5.0	ns

Note 11: Voltage Range 5.0 is 5.0V ±0.5V

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C_{IN}	Input Capacitance	4.5	pF	V_{CC} = OPEN
C_{PD}	Power Dissipation Capacitance	45.0	pF	V_{CC} = 5.0V

# Physical Dimensions inches (millimeters) unless otherwise noted

0.350 ± 0.008
(8.890 ± 0.203)

Top View

0.063 − 0.075
(1.600 − 1.905)

DETAIL A

Side View

0.200 ± 0.005
(5.080 ± 0.127)
TYP

45° × 0.015 ± 0.010
(0.381 ± 0.254)

0.015
(0.381)
MIN TYP

0.007 − 0.011
(0.178 − 0.279)
R TYP

0.077 − 0.093
(1.959 − 2.362)

0.022 − 0.028
(0.559 − 0.711)
TYP

PIN #1
INDEX

0.045 − 0.055
(1.143 − 1.397)
TYP

0.067 − 0.083
(1.702 − 2.108)
TYP

0.045 − 0.055
(1.143 − 1.397)
TYP

45° × 0.040 ± 0.010
(1.016 ± 0.254)
3 PLCS

Bottom View

0.003
(0.076)
MIN TYP

0.015
(0.381)
MAX TYP

0.022
(0.559)
MAX TYP

0.006
(0.152)
MIN TYP

Detail A

E20A (REV D)

20 Terminal Ceramic Leadless Chip Carrier (L)
NS Package Number E20A

0.785
[19.94] MAX

16   9

0.220−0.310
[5.59−7.87]

R 0.025
[0.64]

1   8

R 0.005−0.020
[0.13−0.51] TYP

0.037 ± 0.005
[0.94 ± 0.13] TYP

0.005
[0.13]
MIN TYP

0.055 ± 0.005
[1.40 ± 0.13] TYP

0.290−0.320
[7.37−8.13]

GLASS SEALANT

0.200
[5.08]
MAX TYP

0.020−0.060
[0.51−1.52] TYP

0.180
[4.57] MAX

0.010 ± 0.002
[0.25 ± 0.05] TYP

0.150
[3.81] MIN TYP

0.125−0.200
[3.18−5.08] TYP

90° ± 4°
TYP

95° ± 5°
TYP

0.080
[2.03] MAX
BOTH ENDS

0.018 ± 0.003
[0.46 ± 0.08] TYP

0.310−0.410
[7.87−10.41]

0.100 ± 0.010
[2.54 ± 0.25] TYP

J16A (REV L)

16-Lead Ceramic Dual-In-Line Package (D)
NS Package Number J16A

www.national.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.050 − 0.080
(1.270 − 2.032)

0.004 − 0.006
(0.102 − 0.152) TYP

0.371 − 0.390
(9.423 − 9.906)

0.007 − 0.018
(0.178 − 0.457)
TYP

0.050 ± 0.005
(1.270 ± 0.127) TYP

0.000 MIN TYP

0.250 − 0.370
(6.350 − 9.398)

0.300
(7.620)
MAX GLASS

16 15 14 13 12 11 10 9

0.245 − 0.275
(6.223 − 6.985)

2 3 4 5 6 7 8

DETAIL A

PIN NO. 1
IDENT

0.250 − 0.370
(6.350 − 9.398)

0.008 − 0.012
(0.203 − 0.305)

DETAIL A

0.026 − 0.040
(0.660 − 1.016) TYP

0.015 − 0.019
(0.381 − 0.482)
TYP

W16A (REV H)

16-Lead Ceramic Flatpak (F)
NS Package Number W16A