



SBAS308A - MAY 2004 - REVISED MARCH 2005

# 14-Bit, 80MSPS Analog-to-Digital Converter

#### **FEATURES**

- 14-Bit Resolution
- 80MSPS Sample Rate
- High SNR: 72.9dBFS at 100 MHz f<sub>IN</sub>
- High SFDR: 88dBc at 100 MHz f<sub>IN</sub>
- 2.3V<sub>PP</sub> Differential Input Voltage
- Internal Voltage Reference
- 3.3V Single-Supply Voltage
- Analog Power Dissipation: 545mW
   Output Buffer Power: 129mW
- TQFP-64 PowerPAD™ Package
- Recommended Op Amps: THS3202, THS3201, THS4503, OPA695, OPA847

#### Pin-Compatible with:

- ADS5500 (14-Bit, 125MSPS)
- ADS5541 (14-Bit, 105MSPS)
- ADS5520 (12-Bit, 125MSPS)
- ADS5521 (12-Bit, 105MSPS)
- ADS5522 (12-Bit, 80MSPS)


## **APPLICATIONS**

- Wireless Communication
  - Communication Receivers
  - Base Station Infrastructure
- Test and Measurement Instrumentation
- Single and Multichannel Digital Receivers
- Communication Instrumentation
  - Radar, Infrared
- Video and Imaging
- Medical Equipment
- Military Equipment

#### **DESCRIPTION**

The ADS5542 is a high-performance, 14-bit, 80MSPS analog-to-digital converter (ADC). To provide a complete converter solution, it includes a high-bandwidth linear sample-and-hold stage (S&H) and internal reference. Designed for applications demanding the highest speed and highest dynamic performance in very little space, the ADS5542 has excellent analog power dissipation of 545mW and output buffer power dissipation of 129mW from a 3.3V single-supply voltage. This allows an even higher system integration density. The provided internal reference simplifies system design requirements. Parallel CMOS compatible output ensures seamless interfacing with common logic.

The ADS5542 is available in a 64-pin TQFP PowerPAD package and is pin-compatible with the ADS5500, ADS5541, ADS5520, ADS5521, and ADS5522. This device is specified over the full temperature range of –40°C to +85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPad is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.



#### PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DESIGNATOR	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
1005540	HTQFP-64(2)	DAD 4000 - 0500 AD055 40		10055401	ADS5542IPAP	Tray, 160
ADS5542	PowerPAD	PAP	−40°C to +85°C	ADS5542I	ADS5542IPAPR	Tape and Reel, 1000

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this data sheet, or see the TI website at www.ti.com.

<sup>(2)</sup> Thermal pad size: 3.5mm x 3.5mm (min), 4mm x 4mm (max).  $\theta_{JA}$  = 21.47°C/W and  $\theta_{JC}$  = 2.99°C/W, when used with 2oz. copper trace and pad soldered directly to a JEDEC standard 4 layer 3in x 3in PCB.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted(1)

		ADS5542	UNIT
Supply	${\sf AV_{DD}}$ to ${\sf A_{GND}},$ ${\sf DRV_{DD}}$ to ${\sf DR_{GND}}$	-0.3 to +3.7	V
Voltage	A <sub>GND</sub> to DR <sub>GND</sub>	±0.1	V
Analog inpu	ut to A <sub>GND</sub> (2)	-0.3 to +3.6	V
Logic input	to DR <sub>GND</sub>	–0.3 to DRV <sub>DD</sub>	V
Digital data	output to DR <sub>GND</sub>	–0.3 to DRV <sub>DD</sub>	V
Operating t	emperature range	-40 to +85	°C
Junction ter	mperature	+105	°C
Storage ter	nperature range	-65 to +150	°C

<sup>(1)</sup> Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

#### RECOMMENDED OPERATING CONDITIONS

PARAMETER	MIN	TYP	MAX	UNIT
Supplies				
Analog supply voltage, AV <sub>DD</sub>	3.0	3.3	3.6	V
Output driver supply voltage, DRV <sub>DD</sub>	3.0	3.3	3.6	V
Analog Input				
Differential input range		2.3		$V_{PP}$
Input common-mode voltage, V <sub>CM</sub> (1)	1.47	1.57	1.67	V
Digital Output				
Maximum output load		10		pF
Clock Input				
ADCLK input sample rate (sine wave) 1/t <sub>C</sub>	10		80	MSPS
Clock amplitude, sine wave, differential(2)	1	3		V <sub>PP</sub>
Clock duty cycle(3)		50		%
Open free-air temperature range	-40		+85	°C
(1)	•		_	

<sup>(1)</sup> Input common-mode should be connected to CM.

<sup>(2)</sup> For more detail, refer to Input Voltage Overstress in the Application Information section.

<sup>(2)</sup> See Figure 46 for more information.

<sup>(3)</sup> See Figure 45 for more information.



## **ELECTRICAL CHARACTERISTICS**

Typical values at  $T_A = +25^{\circ}C$ , full temperature range is  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = +85^{\circ}C$ ,  $AV_{DD} = DRV_{DD} = 3.3V$ , sampling rate = 80MSPS, 50% clock duty cycle,  $3V_{PP}$  differential clock, and -1dBFS differential input, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNIT
Resolution				14		Bits
Analog Inputs						
Differential input range				2.3		V <sub>PP</sub>
Differential input capacitance	See Figure 37			4		pF
Analog input common-mode current (per input)				200		μΑ
Analog input bandwidth	Source impedance	= 50Ω		750		MHz
Voltage overload recovery time				4		Clock Cycles
Internal Reference Voltages				1		-
Reference bottom voltage, V <sub>REFM</sub>				1.0		V
Reference top voltage, V <sub>REFP</sub>				2.15		V
Reference error			-4	±0.6	+4	%
Common-mode voltage output, V <sub>CM</sub>				1.575		V
Dynamic DC Characteristics and Accur-	асу			1		
No missing codes				Tested		
Differential nonlinearity error, DNL	f <sub>IN</sub> = 10MHz		-0.9	±0.5	1.1	LSB
Integral nonlinearity error, INL	f <sub>IN</sub> = 10MHz		-5.0	±2.0	+5.0	LSB
Offset error				±1.5		mV
Offset temperature coefficient				0.02		mV/°C
DC power supply rejection ratio, DC PSRR	$\Delta$ offset error/ $\Delta$ AV <sub>DI</sub> AV <sub>DD</sub> = 3.0V to AV			0.25		mV/V
Gain error				±0.3		%FS
Gain temperature coefficient				-0.02		Δ%/°C
Dynamic AC Characteristics						
		+25°C to +85°C	72.7	74.3		dBFS
	$f_{IN} = 10MHz$	Full temp range	71.5	74.0		dBFS
	f <sub>IN</sub> = 55MHz	•		73.7		dBFS
0. 1	. 701411	+25°C to +85°C	71.5	73.5		dBFS
Signal-to-noise ratio, SNR	$f_{IN} = 70MHz$	Full temp range	70.0	73.0		dBFS
	f <sub>IN</sub> = 100MHz	·		72.9		dBFS
	f <sub>IN</sub> = 150MHz			71.9		dBFS
	f <sub>IN</sub> = 220MHz			70.7		dBFS
RMS idle channel noise	Input tied to commo	on-mode		1.1		LSB
	f 40MU	Room temp	80.0	92.0		dBc
	f <sub>IN</sub> = 10MHz	Full temp range	78.0	90.0		dBc
	f <sub>IN</sub> = 55MHz			88.0		dBc
Courious fros dunamia rossa CEDD	f _ 70M1  -	Room temp	80.0	87.0		dBc
Spurious-free dynamic range, SFDR	f <sub>IN</sub> = 70MHz Full temp range		78.0	86.0		dBc
	f <sub>IN</sub> = 100MHz			88.0		dBc
	f <sub>IN</sub> = 150MHz			85.0		dBc
	f <sub>IN</sub> = 220MHz			77.0		dBc

SBAS308A - MAY 2004 - REVISED MARCH 2005

ELECTRICAL CHARACTERISTICS (continued) Typical values at  $T_A = +25^{\circ}\text{C}$ , full temperature range is  $T_{\text{MIN}} = -40^{\circ}\text{C}$  to  $T_{\text{MAX}} = +85^{\circ}\text{C}$ ,  $AV_{DD} = DRV_{DD} = 3.3V$ , sampling rate = 80MSPS, 50% clock duty cycle,  $3V_{PP}$  differential clock, and -1dBFS differential input, unless otherwise noted.

PARAMETER	COND	DITIONS	MIN	TYP	MAX	UNIT
	£ 40MU-	Room temp	80.0	92.0		dBc
	f <sub>IN</sub> = 10MHz	Full temp range	78.0	90.0		dBc
	f <sub>IN</sub> = 55MHz			88.0		dBc
0	. 70MI	Room temp	80.0	87.0		dBc
Second-harmonic, HD2	f <sub>IN</sub> = 70MHz	Full temp range	78.0	86.0		dBc
	$f_{IN} = 100MHz$			88.0		dBc
	$f_{IN} = 150MHz$			85.0		dBc
	f <sub>IN</sub> = 220MHz			77.0		dBc
	f 40MU-	Room temp	80.0	89.0		dBc
	f <sub>IN</sub> = 10MHz	Full temp range	78.0	88.0		dBc
	f <sub>IN</sub> = 55MHz			79.0		dBc
Third harmania LID2	f 70MH=	Room temp	80.0	85.0		dBc
Third-harmonic, HD3	f <sub>IN</sub> = 70MHz	Full temp range	78.0	83.0		dBc
	f <sub>IN</sub> = 100MHz			83.0		dBc
	f <sub>IN</sub> = 150MHz			80.0		dBc
	f <sub>IN</sub> = 220MHz			76.0		dBc
Worst-harmonic/spur	f <sub>IN</sub> = 10MHz	Room temp		88.0		dBc
(other than HD2 and HD3)	f <sub>IN</sub> = 70MHz	Room temp		87.0		dBc
	f <sub>IN</sub> = 10MHz +25°C to +85°C		72.2	73.8		dBFS
	I <sub>IN</sub> = IUIVITZ	Full temp range	71.0	73.5		dBFS
	$f_{IN} = 55MHz$			73.2		dBFS
Signal-to-noise + distortion, SINAD	f _ 70MHz	+25°C to +85°C	71.0	73.2		dBFS
Signal-to-noise + distortion, SiNAD	f <sub>IN</sub> = 70MHz	Full temp range	69.5	72.5		dBFS
	$f_{IN} = 100MHz$			72.5		dBFS
	$f_{IN} = 150MHz$			71.8		dBFS
	$f_{IN} = 220MHz$			69.8		dBFS
	f <sub>IN</sub> = 10MHz	Room temp	78.0	90.0		dBc
	IIN = IOIVII IZ	Full temp range	76.0	88.0		dBc
	$f_{IN} = 55MHz$			83.4		dBc
Total harmonic distortion, THD	f <sub>IN</sub> = 70MHz	Room temp	78.0	86.0		dBc
Total Hamilonic distortion, 1110		Full temp range	76.0	84.0		dBc
	$f_{IN} = 100MHz$			83.4		dBc
	$f_{IN} = 150MHz$			81.2		dBc
	$f_{IN} = 220MHz$			75.8		dBc
Effective number of bits, ENOB	f <sub>IN</sub> = 70MHz			11.9		Bits
	f = 10.1MHz, 15.1I (-7dBFS each ton			93.8		dBFS
Two-tone intermodulation distortion, IMD	f = 50.1MHz, 55.1I (-7dBFS each tor			92.4		dBFS
	f = 148.1MHz, 153 (-7dBFS each ton			92.6		dBFS



## **ELECTRICAL CHARACTERISTICS (continued)**

Typical values at  $T_A = +25^{\circ}\text{C}$ , full temperature range is  $T_{\text{MIN}} = -40^{\circ}\text{C}$  to  $T_{\text{MAX}} = +85^{\circ}\text{C}$ ,  $AV_{DD} = DRV_{DD} = 3.3V$ , sampling rate = 80MSPS, 50% clock duty cycle,  $3V_{PP}$  differential clock, and -1dBFS differential input, unless otherwise noted.

PARAMETER	CONDITIONS	TYP	MAX	UNIT	
Power Supply					
Total supply current, I <sub>CC</sub>	f <sub>IN</sub> = 70MHz		204	230	mA
Analog supply current, I <sub>AVDD</sub>	f <sub>IN</sub> = 70MHz		165	180	mA
Output buffer supply current, I <sub>DRVDD</sub>	f <sub>IN</sub> = 70MHz		39	50	mA
	Analog only		545	594	mW
Power dissipation	Output buffer power with 10pF load on digital output to ground		129	165	mW
Standby power	dby power With clocks running 180				

### **DIGITAL CHARACTERISTICS**

 $Valid over full temperature \ range \ of \ T_{MIN} = -40^{\circ}C \ to \ T_{MAX} = +85^{\circ}C, \ AV_{DD} = DRV_{DD} = 3.3V, \ unless \ otherwise \ noted.$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Digital Inputs	·	•	•		
High-level input voltage, V <sub>IH</sub>		2.4			V
Low-level input voltage, V <sub>IL</sub>				0.8	V
High-level input current, I <sub>IH</sub>				10	μΑ
Low-level input current, I <sub>IL</sub>				10	μΑ
Input current for RESET			-20		μΑ
Input capacitance			4		pF
Digital Outputs	·				•
Low-level output voltage, V <sub>OL</sub>	C <sub>LOAD</sub> = 10pF		0.3	0.4	V
High-level output voltage, V <sub>OH</sub>	C <sub>LOAD</sub> = 10pF	2.4	3.0		V
Output capacitance			3		pF



#### TIMING CHARACTERISTICS




Figure 1. Timing Diagram

#### TIMING CHARACTERISTICS(1)(2)

Typical values at  $T_A = +25^{\circ}C$ , full temperature range is  $T_{MIN} = -40^{\circ}C$  to  $t_{MAX} = +85^{\circ}C$ , sampling rate = 80MSPS, 50% clock duty cycle,  $AV_{DD} = DRV_{DD} = 3.3V$ , and  $3V_{PP}$  differential clock, unless otherwise noted.<sup>(2)</sup>

PARAMETER	PARAMETER DESCRIPTION							
Switching Specification								
Aperture delay, t <sub>A</sub>	Input CLK falling edge to data sampling point		1		ns			
Aperture jitter (uncertainty)	Uncertainty in sampling instant		300		fs			
Data setup time, t <sub>SETUP</sub>	Data valid <sup>(3)</sup> to 50% of CLKOUT rising edge	3.2	4.2		ns			
Data hold time, t <sub>HOLD</sub>	50% of CLKOUT rising edge to data becoming invalid(3)	1.8	3		ns			
Input clock to output data valid start, t <sub>START</sub> <sup>(4)</sup>	Input clock to Data valid start delay		3.8	5	ns			
Input clock to output data valid end, $t_{\rm END}^{(4)}$	Input clock to Data valid end delay	8.4	11		ns			
Data rise time, t <sub>RISE</sub>	Data rise time measured from 20% to 80% of DRV <sub>DD</sub>		5.6	6.1	ns			
Data fall time, t <sub>FALL</sub>	Data fall time measured from 80% to 20% of DRV <sub>DD</sub>		4.4	5.1	ns			
Output enable (OE) to data output delay	Time required for outputs to have stable timings with regard to Input Clock <sup>(5)</sup> after OE is activated			1000	Clock Cycles			

<sup>(1)</sup> Timing parameters are ensured by design and characterization, and not tested in production.

<sup>(2)</sup> See Table 5 in the Application Information section for timing information at additional sampling frequencies.

<sup>(3)</sup> Data valid refers to 2.0V for LOGIC HIGH and 0.8V for LOGIC LOW.

<sup>(4)</sup> Refer to the *Output Information* section for details on using the input clock for data capture.

<sup>(5)</sup> Data outputs are available within a clock from assertion of OE; however it takes 1000 clock cycles to ensure stable timing with respect to input clock.



#### RESET TIMING CHARACTERISTICS

Typical values at  $T_A = +25^{\circ}C$ , full temperature range is  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = +85^{\circ}C$ ,  $AV_{DD} = DRV_{DD} = 3.3V$ , and  $3V_{PP}$  differential clock, unless otherwise noted.

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
Switching Specification					
Power-on delay, t <sub>1</sub>	Delay from power–on of AV <sub>DD</sub> and DRV <sub>DD</sub> to RESET pulse active	10			ms
Reset pulse width, t <sub>2</sub>	Pulse width of active RESET signal	2			μs
Register write delay, t <sub>3</sub>	Delay from RESET disable to SEN active	2			μs




Figure 2. Reset Timing Diagram

#### SERIAL PROGRAMMING INTERFACE CHARACTERISTICS

The device has a three-wire serial interface. The device latches the serial data SDATA on the falling edge of serial clock SCLK when SEN is active.

- Serial shift of bits is enabled when SEN is low.
   SCLK shifts serial data at falling edge.
- Minimum width of data stream for a valid loading is 16 clocks.
- Data is loaded at every 16th SCLK falling edge while SEN is low.
- In case the word length exceeds a multiple of 16 bits, the excess bits are ignored.
- Data can be loaded in multiple of 16-bit words within a single active SEN pulse.




Figure 3. DATA Communication is 2-Byte, MSB First






Figure 4. Serial Programming Interface Timing Diagram

**Table 1. Serial Programming Interface Timing Characteristics** 

SYMBOL	PARAMETER	PARAMETER MIN(1) TYP(1)		MAX(1)	UNIT
t <sub>SCLK</sub>	SCLK Period	50			ns
t <sub>WSCLK</sub> SCLK Duty Cycle		25	50	75	%
t <sub>SLOADS</sub>	t <sub>SLOADS</sub> SEN to SCLK setup time				ns
t <sub>SLOADH</sub>	t <sub>SLOADH</sub> SCLK to SEN hold time				ns
t <sub>DS</sub> Data Setup Time		8			ns
t <sub>DH</sub>	Data Hold Time	6			ns

<sup>(1)</sup> Typ, min, and max values are characterized, but not production tested.

**Table 2. Serial Register Table** 

А3	A2	<b>A</b> 1	A0	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	DESCRIPTION
1	1	1	0	0	TP<1>	TP<0>	0	0	0	0	0	0	0	0	0	TP<1:0> - Test modes for output data capture TP<1:0> = 00: Normal mode of operation TP<1:0> = 01: All outputs forced to 0 TP<1:0> = 10: All outputs forced to 1 TP<1:0> = 11: Each output bit toggles between 0 and 1. There is no ensured relationship between the bits See Note 2
1	1	1	1	PDN	0	0	0	0	0	0	0	0	0	0	0	PDN = 0 : Normal mode of operation, PDN = 1 : Device is put in power down (low current) mode

<sup>(1)</sup> All register contents default to zero on reset.


Table 3. DATA FORMAT SELECT (DFS TABLE)

DFS-PIN VOLTAGE (V <sub>DFS</sub> )	DATA FORMAT	CLOCK OUTPUT POLARITY		
$V_{DFS} < \frac{2}{12} \times AV_{DD}$	Straight Binary	Data valid on rising edge		
$\frac{4}{12} \times AV_{DD} < V_{DFS} < \frac{5}{12} \times AV_{DD}$	2's Complement	Data valid on rising edge		
$\frac{7}{12} \times AV_{DD} < V_{DFS} < \frac{8}{12} \times AV_{DD}$	Straight Binary	Data valid on falling edge		
$V_{DFS} > \frac{10}{12} \times AV_{DD}$	2's Complement	Data valid on falling edge		

<sup>(2)</sup> The patterns given are applicable to the straight offset binary output format. If 2's complement output format is selected, the test mode outputs will be the 2's complement equivalent of these patterns.



#### **PIN CONFIGURATION**





## **PIN ASSIGNMENTS**

TER	NO.			
NAME	NO.	OF PINS	I/O	DESCRIPTION
AV <sub>DD</sub>	5, 7, 9, 15, 22, 24, 26, 28, 33, 34, 37, 39	12	I	Analog power supply
A <sub>GND</sub>	6, 8, 12, 13, 14, 16, 18, 21, 23, 25, 27, 32, 36, 38	14	I	Analog ground
DRV <sub>DD</sub>	49, 58	2	I	Output driver power supply
DR <sub>GND</sub>	1, 42, 48, 50, 57, 59	6	I	Output driver ground
INP	19	1	I	Differential analog input (positive)
INM	20	1	I	Differential analog input (negative)
REFP	29	1	0	Reference voltage (positive); 0.1 $\mu\text{F}$ capacitor in series with a 1 $\Omega$ resistor to GND
REFM	30	1	0	Reference voltage (negative); 0.1 $\mu\text{F}$ capacitor in series with a 1 $\Omega$ resistor to GND
IREF	31	1	I	Current set; 56kΩ resistor to GND; do not connect capacitors
СМ	17	1	0	Common-mode output voltage
RESET	35	1	I	Reset (active high), 200kΩ resistor to AV <sub>DD</sub>
OE	41	1	I	Output enable (active high)
DFS	40	1	I	Data format and clock out polarity select <sup>(1)</sup>
CLKP	10	1	I	Data converter differential input clock (positive)
CLKM	11	1	I	Data converter differential input clock (negative)
SEN	4	1	I	Serial interface chip select
SDATA	3	1	I	Serial interface data
SCLK	2	1	I	Serial interface clock
D0 (LSB)-D13 (MSB)	44-47, 51-56, 60-63	14	0	Parallel data output
OVR	64	1	0	Over-range indicator bit
CLKOUT	43	1	0	CMOS clock out in sync with data

NOTE: PowerPAD is connected to analog ground.

<sup>(1)</sup> Table 3 defines the voltage levels for each mode selectable via the DFS pin.



## **DEFINITION OF SPECIFICATIONS**

#### **Analog Bandwidth**

The analog input frequency at which the power of the fundamental is reduced by 3dB with respect to the low frequency value.

#### **Aperture Delay**

The delay in time between the falling edge of the input sampling clock and the actual time at which the sampling occurs.

#### **Aperture Uncertainty (Jitter)**

The sample-to-sample variation in aperture delay.

#### **Clock Pulse Width/Duty Cycle**

The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine wave clock results in a 50% duty cycle.

#### **Maximum Conversion Rate**

The maximum sampling rate at which certified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

#### **Minimum Conversion Rate**

The minimum sampling rate at which the ADC functions.

#### Differential Nonlinearity (DNL)

An ideal ADC exhibits code transitions at analog input values spaced exactly 1LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

#### Integral Nonlinearity (INL)

The INL is the deviation of the ADC's transfer function from a best fit line determined by a least squares curve fit of that transfer function, measured in units of LSBs.

#### **Gain Error**

The gain error is the deviation of the ADC's actual input full-scale range from its ideal value. The gain error is given as a percentage of the ideal input full-scale range. Gain error does not account for variations in the internal reference voltages (see the *Electrical Specifications* section for limits on the variation of V<sub>REFP</sub> and V<sub>REFM</sub>).

#### Offset Error

The offset error is the difference, given in number of LSBs, between the ADC's actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into mV.

#### **Temperature Drift**

The temperature drift coefficient (with respect to gain error and offset error) specifies the change per degree celcius of the parameter from  $T_{MIN}$  to  $T_{MAX}$ . It is calcuated by dividing the maximum deviation of the parameter across the  $T_{MIN}$  to  $T_{MAX}$  range by the difference  $T_{MAX}$ – $T_{MIN}$ .

#### Signal-to-Noise Ratio

SNR is the ratio of the power of the fundamental ( $P_S$ ) to the noise floor power ( $P_N$ ), excluding the power at DC and the first eight harmonics.

$$SNR = 10Log_{10} \frac{P_S}{P_N}$$

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to Full Scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

#### Signal-to-Noise and Distortion (SINAD)

SINAD is the ratio of the power of the fundamental ( $P_S$ ) to the power of all the other spectral components including noise ( $P_N$ ) and distortion ( $P_D$ ), but excluding DC.

$$SINAD = 10Log_{10} \frac{P_S}{P_N + P_D}$$

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to Full-Scale) when the power of the fundamental is extrapolated to the converter's full-scale range.

#### **Effective Number of Bits (ENOB)**

The ENOB is a measure of a converter's performance as compared to the theoretical limit based on quantization noise.

$$ENOB = \frac{SINAD - 1.76}{6.02}$$



SBAS308A - MAY 2004 - REVISED MARCH 2005

### **Total Harmonic Distortion (THD)**

THD is the ratio of the power of the fundamental  $(P_S)$  to the power of the first eight harmonics  $(P_D)$ .

$$THD = 10Log_{10} \frac{P_S}{P_D}$$

THD is typically given in units of dBc (dB to carrier).

#### Spurious-Free Dynamic Range (SFDR)

The ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

#### **Two-Tone Intermodulation Distortion**

IMD3 is the ratio of the power of the fundamental (at frequencies  $f_1$  and  $f_2$ ) to the power of the worst spectral component at either frequency  $2f_1-f_2$  or  $2f_2-f_1$ . IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to Full-Scale) when the power of the fundamental is extrapolated to the converter's full-scale range.



#### TYPICAL CHARACTERISTICS

Typical values at  $T_A = +25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = +85^{\circ}$ C,  $AV_{DD} = DRV_{DD} = 3.3$ V, sampling rate = 80MSPS, 50% clock duty cycle,  $3V_{PP}$  differential clock, and -1dBFS differential input, unless otherwise noted.




Figure 9

Figure 10



30


35


35


40


## **TYPICAL CHARACTERISTICS (continued)**

Typical values at T<sub>A</sub> = +25°C, full temperature range is T<sub>MIN</sub> = -40°C to T<sub>MAX</sub> = +85°C, AV<sub>DD</sub> = DRV<sub>DD</sub> = 3.3V, sampling rate = 80MSPS, 50% clock duty cycle, 3V<sub>PP</sub> differential clock, and -1dBFS differential input, unless otherwise noted.













#### TYPICAL CHARACTERISTICS (continued)

Typical values at  $T_A = +25^{\circ}C$ , full temperature range is  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = +85^{\circ}C$ ,  $AV_{DD} = DRV_{DD} = 3.3V$ , sampling rate = 80MSPS, 50% clock duty cycle,  $3V_{PP}$  differential clock, and -1dBFS differential input, unless otherwise noted.






**INTEGRAL** 

Figure 17

Figure 18







Figure 19










Figure 22





## **TYPICAL CHARACTERISTICS (continued)**


Typical values at  $T_A = +25^{\circ}C$ , full temperature range is  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = +85^{\circ}C$ ,  $AV_{DD} = DRV_{DD} = 3.3V$ , sampling rate = 80MSPS, 50% clock duty cycle,  $3V_{PP}$  differential clock, and -1dBFS differential input, unless otherwise noted.
















40

35

30

25 20

15

10


5

8204

Occurrence - %

## **TYPICAL CHARACTERISTICS (continued)**

Typical values at  $T_A = +25^{\circ}$ C, full temperature range is  $T_{MIN} = -40^{\circ}$ C to  $T_{MAX} = +85^{\circ}$ C,  $AV_{DD} = DRV_{DD} = 3.3$ V, sampling rate = 80MSPS, 50% clock duty cycle,  $3V_{PP}$  differential clock, and -1dBFS differential input, unless otherwise noted.




90 SNR (dBFS) 80 70 60 쁑 50 Performance 40 SFDR (dBc) 30 20 SNR (dBc) 10 Ь 0 -10  $f_{IN} = 220\dot{M}Hz$ -20 -30 -100 -90 -80 -70 -60 -50 -40 -30 -20 -10Input Amplitude - dBFS

AC PERFORMANCE

vs INPUT AMPLITUDE

Figure 29

OUTPUT




8212

8213

8215

Figure 30



Code Figure 31

8207 8208 8209 8210

8211




Figure 32




Figure 34



## **TYPICAL CHARACTERISTICS (continued)**

Typical values at  $T_A = +25^{\circ}C$ , full temperature range is  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = +85^{\circ}C$ ,  $AV_{DD} = DRV_{DD} = 3.3V$ , sampling rate = 80MSPS, 50% clock duty cycle,  $3V_{PP}$  differential clock, and -1dBFS differential input, unless otherwise noted.

## SIGNAL-TO-NOISE RATIO (SNR)




Figure 35



## **TYPICAL CHARACTERISTICS (continued)**

Typical values at  $T_A = +25^{\circ}C$ , full temperature range is  $T_{MIN} = -40^{\circ}C$  to  $T_{MAX} = +85^{\circ}C$ ,  $AV_{DD} = DRV_{DD} = 3.3V$ , sampling rate = 80MSPS, 50% clock duty cycle,  $3V_{PP}$  differential clock, and -1dBFS differential input, unless otherwise noted.

## SPURIOUS-FREE DYNAMIC RANGE (SFDR)




Figure 36



#### APPLICATION INFORMATION


#### THEORY OF OPERATION

The ADS5542 is a low-power, 14-bit, 80MSPS, CMOS, switched capacitor, pipeline ADC that operates from a single 3.3V supply. The conversion process is initiated by a falling edge of the external input clock. Once the signal is captured by the input S&H, the input sample is sequentially converted by a series of small resolution stages, with the outputs combined in a digital correction logic block. Both the rising and the falling clock edges are used to propagate the sample through the pipeline every half clock cycle. This process results in a data

latency of 16.5 clock cycles, after which the output data is available as a 14-bit parallel word, coded in either straight offset binary or binary two's complement format.

#### INPUT CONFIGURATION

The analog input for the ADS5542 consists of a differential sample-and-hold architecture implemented using a switched capacitor technique, shown in Figure 37.



NOTE: All switches are ON during sampling phase, which is approximately one half of a clock period.

Figure 37. Analog Input Stage



This differential input topology produces a high level of AC performance for high sampling rates. It also results in a very high usable input bandwidth, especially important for high intermediate-frequency (IF) or undersampling applications. The ADS5542 requires each of the analog inputs (INP, INM) to be externally biased around the common-mode level of the internal circuitry (CM, pin 17). For a full-scale differential input, each of the differential lines of the input signal (pins 19 and 20) swings symmetrically between CM + 0.575V and CM - 0.575V. This means that each input is driven with a signal of up to CM  $\pm$  0.575V, so that each input has a maximum differential signal of 1.15VPP for a total differential input signal swing of 2.3V<sub>PP</sub>. The maximum swing is determined by the two reference voltages, the top reference (REFP, pin 29), and the bottom reference (REFM, pin 30).

The ADS5542 obtains optimum performance when the analog inputs are driven differentially. The circuit shown in Figure 38 shows one possible configuration using an RF transformer.




Figure 38. Transformer Input to Convert Single-Ended Signal to Differential Signal

The single-ended signal is fed to the primary winding of an RF transformer. Placing a  $25\Omega$  resistor in series with INP and INM is recommended to dampen ringing due to ADC kickback. Since the input signal must be biased around the common-mode voltage of the internal circuitry, the common-mode voltage (V<sub>CM</sub>) from the ADS5542 is connected to the center-tap of the secondary winding. To ensure a steady low-noise V<sub>CM</sub> reference, best performance is attained when the CM output (pin 17) is filtered to ground with a  $10\Omega$  series resistor and parallel  $0.1\mu F$  and  $0.001\mu F$  low-inductance capacitors, as illustrated in Figure 37.

Output  $V_{CM}$  (pin 17) is designed to directly drive the ADC input. When providing a custom CM level, be aware that the input structure of the ADC sinks a

common-mode current in the order of  $400\mu A$  ( $200\mu A$  per input). Equation (1) describes the dependency of the common-mode current and the sampling frequency:

$$\frac{400\mu\text{A}\times\text{f}_{\text{S}}\left(\text{in MSPS}\right)}{80\,\text{MSPS}}\tag{1}$$

Where:

 $f_S > 10MSPS$ .

This equation helps to design the output capability and impedance of the driving circuit accordingly.

When it is necessary to buffer or apply a gain to the incoming analog signal, it is possible to combine single-ended operational amplifiers with an RF transformer, or to use a differential input/output amplifier without a transformer, to drive the input of the ADS5542. TI offers a wide selection of single-ended operational amplifiers (including the THS3201, THS3202, OPA847, and OPA695) that can be selected depending on the application. An RF gain block amplifier, such as TI's THS9001, can also be used with an RF transformer for very high input frequency applications. The THS4503 is a recommended differential input/output amplifier. Table 4 lists the recommended amplifiers.

When using single-ended operational amplifiers (such as the THS3201, THS3202, OPA847, or OPA695) to provide gain, a three-amplifier circuit is recommended with one amplifier driving the primary of an RF transformer and one amplifier in each of the legs of the secondary driving the two differential inputs of the ADS5542. These three amplifier circuits minimize even-order harmonics. For very high frequency inputs, an RF gain block amplifier can be used to drive a transformer primary; in this case, the transformer secondary connections can drive the input of the ADS5542 directly, as shown in Figure 38, or with the addition of the filter circuit shown in Figure 39.

Figure 39 illustrates how  $R_{\rm IN}$  and  $C_{\rm IN}$  can be placed to isolate the signal source from the switching inputs of the ADC and to implement a low-pass RC filter to limit the input noise in the ADC. It is recommended that these components be included in the ADS5542 circuit layout when any of the amplifier circuits discussed previously are used. The components allow fine-tuning of the circuit performance. Any mismatch between the differential lines of the ADS5542 input produces a degradation in performance at high input frequencies, mainly characterized by an increase in the even-order harmonics. In this case, special care should be taken to keep as much electrical symmetry as possible between both inputs.



Another possible configuration for lower-frequency signals is the use of differential input/output amplifiers that can simplify the driver circuit for applications requiring

DC coupling of the input. Flexible in their configurations (see Figure 40), such amplifiers can be used for single-ended-to-differential conversion, signal amplification.

Table 4. Recommended Amplifiers to Drive the Input of the ADS5542

INPUT SIGNAL FREQUENCY	RECOMMENDED AMPLIFIER	TYPE OF AMPLIFIER	USE WITH TRANSFORMER?		
DC to 20MHz	THS4503	Differential In/Out Amp	No		
DC to 50MHz	OPA847	Operational Amp	Yes		
	OPA695	Operational Amp	Yes		
10MHz to 120MHz	THS3201	Operational Amp	Yes		
	THS3202	Operational Amp	Yes		
Over 100MHz	THS9001	RF Gain Block	Yes		




Figure 39. Converting a Single-Ended Input Signal to a Differential Signal Using an RF Transformer






Figure 40. Using the THS4503 with the ADS5542

#### INPUT VOLTAGE OVER-STRESS

The ADS5542 can handle absolute maximum voltages of 3.6V DC on the input pins INP and INM. For DC inputs between 3.6V and 3.8V, a  $25\Omega$  resistor is required in series with the input pins. For inputs above 3.8V, the device can handle only transients, which need to have less than 5% duty cycle of overstress. The input pins connect internally to an ESD diode to  $AV_{DD}$ , as well as a switched capacitor circuit. The sampling capacitor of the switched capacitor circuit connects to the input pins through a switch in the sample phase. In this phase, an input larger then 2.65V would cause the switched capacitor circuit to present an equivalent load of a forward biased diode to 2.65V, in series with a  $60\Omega$  impedance. Also, beyond the voltage on  $AV_{DD}$ , the ESD diode to  $AV_{DD}$  starts to become forward biased.

In the phase where the sampling switch is off, the diode loading from the input switched capacitor circuit is disconnected from the pin, while the ESD loading to  $AV_{DD}$  is still present.

#### **CAUTION:**

A violation of any of the previously stated conditions could damage the device (or reduce its lifetime) either due to electromigration or gate oxide integrity. Care should be taken not to expose the device to input over-voltage for extended periods of time as it may degrade device reliability.

#### **POWER SUPPLY SEQUENCE**

The preferred mode of power supply sequencing is to power-up  $AV_{DD}$  first, followed by  $DRV_{DD}$ . Raising both supplies simultaneously is also a valid power supply sequence. In the event that  $DRV_{DD}$  powers up before  $AV_{DD}$  in the system,  $AV_{DD}$  must power up within 10ms of  $DRV_{DD}$ .

#### **POWER DOWN**

The device will enter power-down mode in one of two ways: either by reducing the clock speed to between DC and 1MHz, or by setting a bit through the serial programming interface. If reducing the clock speed, power-down may be initiated for any clock frequency below 10MHz. The actual frequency at which the device powers down varies from device to device.

The device can be powered down by programming the internal register (see *Serial Programming Interface* section). The outputs become tri-stated and only the internal reference is powered up to shorten the power-up time. The Power-Down mode reduces power dissipation to a minimum of 180mW.



#### REFERENCE CIRCUIT

The ADS5542 has built-in internal reference generation, requiring no external circuitry on the printed circuit board (PCB). For optimum performance, it is best to connect both REFP and REFM to ground with a  $1\mu F$  decoupling capacitor in series with a  $1\Omega$  resistor, as shown in Figure 41. In addition, an external  $56.2k\Omega$  resistor should be connected from IREF (pin 31) to AGND to set the proper current for the operation of the ADC, as shown in Figure 41. No capacitor should be connected between pin 31 and ground; only the  $56.2k\Omega$  resistor should be used.




Figure 41. REFP, REFM, and IREF Connections for Optimum Performance

#### **CLOCK INPUT**

The ADS5542 clock input can be driven with either a differential clock signal or a single-ended clock input, with little or no difference in performance between both configurations. The common-mode voltage of the clock inputs is set internally to CM (pin 17) using internal  $5k\Omega$  resistors that connect CLKP (pin 10) and CLKM (pin 11) to CM (pin 17), as shown in Figure 42.




Figure 42. Clock Inputs

When driven with a single-ended CMOS clock input, it is best to connect CLKM (pin 11) to ground with a  $0.01\mu F$  capacitor, while CLKP is AC-coupled with a  $0.01\mu F$  capacitor to the clock source, as shown in Figure 43.




Figure 43. AC-Coupled, Single-Ended Clock Input

The ADS5542 clock input can also be driven differentially, reducing susceptibility to common-mode noise. In this case, it is best to connect both clock inputs to the differential input clock signal with  $0.01\mu F$  capacitors, as shown in Figure 44.






Figure 44. AC-Coupled, Differential Clock Input

For high input frequency sampling, it is recommended to use a clock source with very low jitter. Additionally, the internal ADC core uses both edges of the clock for the conversion process. This means that, ideally, a 50% duty cycle should be provided. Figure 45 shows the performance variation of the ADC versus clock duty cycle.




Figure 45. AC Performance vs Clock Duty Cycle

Bandpass filtering of the source can help produce a 50% duty cycle clock and reduce the effect of jitter. When using a sinusoidal clock, the clock jitter will further improve as the amplitude is increased. In that sense, using a differential clock allows for the use of larger amplitudes without exceeding the supply rails and absolute maximum ratings of the ADC clock input. Figure 46 shows the performance variation of the device versus input clock amplitude. For detailed clocking schemes based on transformer or PECL-level clocks, refer to the ADS55xxEVM User's Guide (SLWU010), available for download from www.ti.com.




Figure 46. AC Performance vs Clock Amplitude

#### **OUTPUT INFORMATION**

The ADC provides 14 data outputs (D13 to D0, with D13 being the MSB and D0 the LSB), a data-ready signal (CLKOUT, pin 43), and an out-of-range indicator (OVR, pin 64) that equals 1 when the output reaches the full-scale limits.

Two different output formats (straight offset binary or two's complement) and two different output clock polarities (latching output data on rising or falling edge of the output clock) can be selected by setting DFS (pin 40) to one of four different voltages. Table 3 details the four modes. In addition, output enable control (OE, pin 41, active high) is provided to put the outputs into a high-impedance state.

In the event of an input voltage overdrive, the digital outputs go to the appropriate full-scale level. For a positive overdrive, the output code is 0xFFF in straight offset binary output format, and 0x7FF in 2's complement output format. For a negative input overdrive, the output code is 0x000 in straight offset binary output format, and 0x800 in 2's complement output format. These outputs to an overdrive signal are ensured through design and characterization

The output circuitry of the ADS5542, by design, minimizes the noise produced by the data switching transients, and, in particular, its coupling to the ADC analog circuitry. Output D2 (pin 51) senses the load capacitance and adjusts the drive capability of all the output pins of the ADC to maintain the same output slew



rate described in the timing diagram of Figure 1. Care should be taken to ensure that all output lines (including CLKOUT) have nearly the same load as D2 (pin 51). This circuit also reduces the sensitivity of the output timing versus supply voltage or temperature. Placing external resistors in series with the outputs is **not** recommended.

The timing characteristics of the digital outputs change for sampling rates below the 80MSPS maximum sampling frequency. Table 5 shows the timing parameters for sampling rates of 20MSPS, 40MSPS, and 65MSPS.

To use the input clock as the data capture clock, it is necessary to delay the input clock by a delay,  $t_d$ , that results in the desired setup or hold time. Use either of the following equations to calculate the value of  $t_d$ .

Desired setup time =  $t_d - t_{START}$ Desired hold time =  $t_{END} - t_d$ 

#### SERIAL PROGRAMMING INTERFACE

The ADS5542 has internal registers that enable the programming of the device into modes as described in previous sections. Programming is done through a 3-wire serial interface. The timing diagram and register settings in the *Serial Programming Interface* section describe the use of this interface.

Table 2 shows the different modes and the bit values to be written to the register to enable them.

The ADS5542 internal registers default to all zeros on reset. The device is reset by applying a high pulse on the RESET pin (pin 35) for a minimum of 2 $\mu$ s at least 10ms after both the AV<sub>DD</sub> and DRV<sub>DD</sub> power supplies have come up (as illustrated in Figure 2) In reset, the ADC outputs are forced low. Note that the RESET pin has a 200k $\Omega$  pull-up resistor to AV<sub>DD</sub>.

If the ADS5542 is to be used solely in the default mode set at reset, the serial interface pins can be tied to fixed voltages. In this case, tie SCLK high, SEN low, and SDATA to either a high or low voltage.

## PowerPAD Package

The PowerPAD package is a thermally-enhanced standard size IC package designed to eliminate the use of bulky heatsinks and slugs traditionally used in thermal packages. This package can be easily mounted using standard PCB assembly techniques, and can be removed and replaced using standard repair procedures.

The PowerPAD package is designed so that the leadframe die pad (or thermal pad) is exposed on the bottom of the IC. This provides an extremely low thermal resistance path between the die and the exterior of the package. The thermal pad on the bottom of the IC can then be soldered directly to the PCB, using the PCB as a heatsink.

Table 5. Timing Characteristics at Additional Sampling Frequencies

f <sub>S</sub> t <sub>SETUP</sub> (ns)		t <sub>HOLD</sub> (ns)		t <sub>START</sub> (ns)		t <sub>END</sub> (ns)		t <sub>RISE</sub> (ns)		t <sub>FALL</sub> (ns)								
(MSPS)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX
65	4.3	5.7		2	3			2.8	4.5	8.3	11.8			6.6	7.2		5.5	6.4
40	8.5	11.0		2.6	3.5			-1	1.5	8.9	14.5			7.5	8		7.3	7.8
20	17.0	25.7		2.5	4.7			-9.8	2	9.5	21.6			7.5	8		7.6	8



#### **Assembly Process**

- 1. Prepare the PCB top-side etch pattern including etch for the leads as well as the thermal pad as illustrated in the *Mechanical Data* section.
- Place a 5-by-5 array of thermal vias in the thermal pad area. These holes should be 13 mils in diameter. The small size prevents wicking of the solder through the holes.
- 3. It is recommended to place a small number of 25 mil diameter holes under the package, but outside the thermal pad area to provide an additional heat path.
- 4. Connect all holes (both those inside and outside the thermal pad area) to an internal copper plane (such as a ground plane).

- 5. Do not use the typical web or spoke via connection pattern when connecting the thermal vias to the ground plane. The spoke pattern increases the thermal resistance to the ground plane.
- 6. The top-side solder mask should leave exposed the terminals of the package and the thermal pad area.
- 7. Cover the entire bottom side of the PowerPAD vias to prevent solder wicking.
- 8. Apply solder paste to the exposed thermal pad area and all of the package terminals.

For more detailed information regarding the PowerPAD package and its thermal properties, please refer to either Application Brief SLMA004B (*PowerPAD Made Easy*), or Technical Brief SLMA002 (*PowerPAD Thermally Enhanced Package*), both available for download at www.ti.com.



### PACKAGE OPTION ADDENDUM

7-Apr-2005

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
ADS5542IPAP	ACTIVE	HTQFP	PAP	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS5542IPAPG4	ACTIVE	HTQFP	PAP	64	160	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS5542IPAPR	ACTIVE	HTQFP	PAP	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
ADS5542IPAPRG4	ACTIVE	HTQFP	PAP	64	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PAP (S-PQFP-G64)

## PowerPAD™ PLASTIC QUAD FLATPACK



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265