## DATA SHEET

## 74ABT657

Octal transceiver with parity generator/checker (3-State)Product specification1995 Dec 11IC23 Data Handbook

## (3-State)

 placing them in a high impedance condition when the $\overline{O E}$ input is High. The parity select (ODD/EVEN) input gives the user the option of odd or even parity systems. The parity (PARITY) pin is an output from the generator/checker when transmitting from the port $A$ to $B$ ( $T / \bar{R}=$ High) and an input when receiving from port $B$ to $A$ port ( $T / \bar{R}$ $=$ Low). When transmitting (T/R = High) the parity select (ODD/EVEN) input is set, then the A port data is polled to determine the number of High bits. The parity (PARITY) output then goes to the logic state determined by the parity select (ODD/EVEN) setting and by the number of High bits on port A. For example, if the parity select (ODD/EVEN) is set Low (even parity), and the number of High bits on port A is odd, then the parity (PARITY) output will be High, transmitting even parity. If the number of High bits on port A is even, then the parity (PARITY) output will be Low, keeping even parity. When in receive mode ( $T / \bar{R}=$ Low) the $B$ port is polled to determine the number of High bits. If parity select (ODD/EVEN) is Low (even parity) and the number of Highs on port $B$ is:
(1) odd and the parity (PARITY) input is High, then ERROR will be High, signifying no error.
(2) even and the parity (PARITY) input is High, then ERROR will be asserted Low, indicating an error.

## FEATURES

- Combinational functions in one package
- Low static and dynamic power dissipation with high speed and high output drive
- Output capability: $+64 \mathrm{~mA} /-32 \mathrm{~mA}$
- Power-up 3-State
- Latch-up protection exceeds 500 mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model


## DESCRIPTION

The 74ABT657 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.
The 74ABT657 is an octal transceiver featuring non-inverting buffers with 3 -State outputs and an 8 -bit parity generator/checker, and is intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 64 mA . The Transmit/Receive (T/R) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active-High) enables data from A ports to B ports; Receive (active-Low) enables data from B ports to A ports.

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{GND}=0 \mathrm{~V}$ | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline t_{\text {PLH }} \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay <br> An to Bn or Bn to An | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 3.3 | ns |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | $\mathrm{V}_{1}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 4 | pF |
| $\mathrm{Cl}_{1 / 0}$ | I/O capacitance | Outputs disabled; $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| ICCz | Total supply current | Outputs disabled; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 500 | nA |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
| :--- | :---: | :---: | :---: | :---: |
| 24-Pin Plastic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT657} \mathrm{~N}$ | $74 \mathrm{ABT657} \mathrm{~N}$ | SOT222-1 |
| 24-Pin plastic SO | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT657} \mathrm{D}$ | $74 \mathrm{ABT657} \mathrm{D}$ | SOT137-1 |
| 24-Pin Plastic SSOP Type II | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT657DB}$ | $74 \mathrm{ABT657} \mathrm{DB}$ | SOT340-1 |
| 24-Pin Plastic TSSOP Type I | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $74 \mathrm{ABT657} \mathrm{PW}$ | $74 \mathrm{ABT657PW}$ DH | SOT355-1 |

## PIN CONFIGURATION



| SYMBOL | PIN NUMBER | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 13 | PARITY | Parity output |
| 11 | ODD/EVEN | Parity select input |
| 12 | ERROR | Error output |
| 1 | T/R | Transmit/receive input |
| $2,3,4,5$, <br> $6,8,9,10$ | A0 - A7 | A port 3-State outputs |
| $23,22,21,20$, <br> $17,16,15,14$ | B0 - B7 | B port 3-State outputs |
| 24 | OE | Output enable input (active-Low) |
| 18,19 | GND | Ground (OV) |
| 7 | $\mathrm{~V}_{\mathrm{CC}}$ | Positive supply voltage |

LOGIC SYMBOL


LOGIC SYMBOL (IEEE/IEC)


FUNCTION TABLE

| NUMBER OF HIGH INPUTS | INPUTS |  |  | INPUT/ OUTPUT | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | OE | T/R | ODD/EVEN | PARITY | ERROR | OUTPUTS MODE |
| 0, 2, 4, 6, 8 | $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ |  |  | $H$ L $H$ L $H$ L | $\begin{aligned} & \hline Z \\ & Z \\ & H \\ & L \\ & L \\ & L \\ & H \end{aligned}$ | Transmit <br> Transmit <br> Receive <br> Receive <br> Receive <br> Receive |
| 1, 3, 5, 7 | L L $L$ $L$ $L$ | $\begin{aligned} & \hline \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \\ & \mathrm{~L} \end{aligned}$ |  | $\begin{aligned} & \mathrm{L} \\ & \mathrm{H} \\ & \mathrm{H} \\ & \mathrm{~L} \\ & \mathrm{H} \\ & \mathrm{~L} \end{aligned}$ | $\begin{aligned} & \hline Z \\ & Z \\ & L \\ & H \\ & H \\ & H \end{aligned}$ | Transmit <br> Transmit <br> Receive <br> Receive <br> Receive <br> Receive |
| Don't care | H | X | X | Z | Z | 3-State |

$\mathrm{H}=$ High voltage level
$\mathrm{L}=$ Low voltage level
X = Don't care
Z = High impedance "off" state

## LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS ${ }^{1,2}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | -0.5 to +7.0 | V |  |
| $\mathrm{I}_{\mathrm{IK}}$ | DC input diode current | $\mathrm{V}_{\mathrm{I}}<0$ | -18 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage ${ }^{3}$ |  | -1.2 to +7.0 | V |
| $\mathrm{I}_{\text {OK }}$ | DC output diode current | $\mathrm{V}_{\mathrm{O}}<0$ | -50 | mA |
| $\mathrm{~V}_{\text {OUT }}$ | DC output voltage ${ }^{3}$ | output in Off or High state | -0.5 to +5.5 | V |
| $\mathrm{I}_{\text {OUT }}$ | DC output current | output in Low state | 128 | mA |
| $\mathrm{~T}_{\text {stg }}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed $150^{\circ} \mathrm{C}$.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Max |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.5 | 5.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage | 0 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level input voltage |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current |  | -32 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Low-level output current |  | 64 | mA |
| $\Delta \mathrm{t} / \Delta \mathrm{V}$ | Input transition rise or fall rate | 0 | 5 | $\mathrm{~ns} / \mathrm{V}$ |
| $\mathrm{T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER |  | TEST CONDITIONS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=+25^{\circ} \mathrm{C}$ | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp vo | tage |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  | -0.9 | -1.2 |  | -1.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.5 | 3.5 |  | 2.5 |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-3 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ | 3.0 | 4.0 |  | 3.0 |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{OH}}=-32 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | 2.6 |  | 2.0 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level outp | voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{OL}}=64 \mathrm{~mA} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 0.42 | 0.55 |  | 0.55 | V |
| 1 | Input leakage current | Control pins | $\mathrm{V}_{C C}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=$ GND or 5.5 V |  | $\pm 0.01$ | $\pm 1.0$ |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
|  |  | Data pins | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or 5.5 V |  | $\pm 5$ | $\pm 100$ |  | $\pm 100$ | $\mu \mathrm{A}$ |
| Ioff | Power-off leakage current |  | $\mathrm{V}_{\mathrm{CC}} 0.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}$ or $\mathrm{V}_{1} \leq 4.5 \mathrm{~V}$ |  | $\pm 5.0$ | $\pm 100$ |  | $\pm 100$ | $\mu \mathrm{A}$ |
| Ipulpd | Power-up/down 3-State output current ${ }^{3}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}} 2.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND} \text { or } \mathrm{V}_{\mathrm{CC}} ; \\ & \mathrm{V} \frac{\mathrm{OE}}{}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | $\pm 5.0$ | $\pm 50$ |  | $\pm 50$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}+\mathrm{I}_{\text {OZH }}$ | 3-State output High current |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.7 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| $\mathrm{IIL}^{+} \mathrm{I}_{\text {OZL }}$ | 3-State output Low current |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ |  | -5.0 | -50 |  | -50 | $\mu \mathrm{A}$ |
| ICEX | Output High leakage current |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 5.0 | 50 |  | 50 | $\mu \mathrm{A}$ |
| Io | Output current ${ }^{1}$ |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=2.5 \mathrm{~V}$ | -50 | -80 | -180 | -50 | -180 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$ | Quiescent supply current |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs High, $\mathrm{V}_{1}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 250 |  | 250 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CCL }}$ |  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs Low, $\mathrm{V}_{\mathrm{I}}=$ GND or $\mathrm{V}_{\mathrm{CC}}$ |  | 20 | 30 |  | 30 | mA |
| ICCz |  |  | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$; Outputs 3-State; $\mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 0.5 | 250 |  | 250 | $\mu \mathrm{A}$ |
| $\Delta^{\text {l }}$ CC | Additional supply current per input pin ${ }^{2}$ |  | Outputs enabled, one data input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |
|  |  |  | Outputs 3-State, one data input at 3.4V, other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND ; $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 50 | 250 |  | 250 | $\mu \mathrm{A}$ |
|  |  |  | Outputs 3-State, one enable input at 3.4V, other inputs at $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{GND} ; \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 0.5 | 1.5 |  | 1.5 | mA |

## NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
2. This is the increase in supply current for each input at 3.4 V .
3. This parameter is valid for any $\mathrm{V}_{\mathrm{CC}}$ between 0 V and 2.1 V with a transition time of up to 10 msec . For $\mathrm{V}_{\mathrm{CC}}=2.1 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, a transition time of up to $100 \mu \mathrm{sec}$ is permitted.

## AC CHARACTERISTICS

$\mathrm{GND}=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=500 \Omega$

| SYMBOL | PARAMETER | WAVEFORMS | LIMITS |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40 \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {tpHL }} \\ & \hline \end{aligned}$ | Propagation delay An to Bn or Bn to An | 2 | $\begin{aligned} & \hline 1.1 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & \hline 3.3 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & \hline 1.1 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 4.8 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \text { tpLH } \\ & t_{\text {tpHL }} \end{aligned}$ | Propagation delay An to PARITY | 1,2 | $\begin{aligned} & \hline 2.5 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 8.7 \\ & 9.1 \end{aligned}$ | $\begin{aligned} & \hline 2.5 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & 10.1 \\ & 10.6 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \text { tpLH } \\ & t_{\text {tpHL }} \\ & \hline \end{aligned}$ | Propagation delay ODD/EVEN to PARITY, ERROR | 1,2 | $\begin{aligned} & \hline 1.7 \\ & 1.9 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.6 \\ & 6.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1.7 \\ & 1.9 \end{aligned}$ | $\begin{aligned} & 7.3 \\ & 7.3 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \text { tpLH } \\ & t_{\text {PHLL }} \end{aligned}$ | Propagation delay Bn to ERROR | 1,2 | $\begin{aligned} & 3.9 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 9.2 \\ & 9.6 \end{aligned}$ | $\begin{aligned} & \hline 11.7 \\ & 12.1 \end{aligned}$ | $\begin{aligned} & \hline 3.9 \\ & 4.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 13.8 \\ & 14.5 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \hline \begin{array}{l} \text { tpLH } \\ t_{\text {PHL }} \end{array} \end{aligned}$ | Propagation delay PARITY to ERROR | 1,2 | $\begin{aligned} & 2.7 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & \hline 6.0 \\ & 6.4 \end{aligned}$ | $\begin{aligned} & \hline 7.6 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 9.4 \\ & 9.4 \end{aligned}$ | ns |
| $\underset{\mathrm{tpzH}}{\mathrm{t}}$ | Output enable time ${ }^{1}$ to High or Low level | 3, 4 | $\begin{aligned} & \hline 1.3 \\ & 1.9 \end{aligned}$ | $\begin{aligned} & \hline 3.8 \\ & 4.4 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & \hline 1.3 \\ & 1.9 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 6.6 \\ & 8.2 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpHZ } \\ & \text { tpLZ } \end{aligned}$ | Output disable time from High or Low level | 3, 4 | $\begin{aligned} & 2.4 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.6 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 8.1 \end{aligned}$ | ns |

NOTES:

1. These delay times reflect the 3-State recovery time only and do not include the delay through the buffers and the parity check circuitry which affect the ERROR output. To assure valid information at the ERROR pin, time must be allowed for the signal to propagate through the drivers ( $B$ to $A$ ), through the parity check circuitry (same as $A$ to PARITY), and to the ERROR output. Valid data at the ERROR pin $\geq$ (B to A) + (A to PARITY).

## AC WAVEFORMS

NOTE: For all waveforms, $\mathrm{V}_{\mathrm{M}}=1.5 \mathrm{~V}$.


Waveform 1. Propagation Delay For Inverting Output


Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level


Waveform 2. Propagation Delay For Non-Inverting Output


Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

## TEST CIRCUIT AND WAVEFORM

## DEFINITIONS

$R_{L}=$ Load resistor; see AC CHARACTERISTICS for value.
$C_{L}=$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
$\mathrm{R}_{\mathrm{T}}=$ Termination resistance should be equal to $\mathrm{Z}_{\mathrm{OUT}}$ of

| FAMILY | INPUT PULSE REQUIREMENTS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Amplitude | Rep. Rate | $t_{W}$ | $t_{R}$ | $t_{F}$ |
|  | $3.0 V$ | 1 MHz | 500 ns | 2.5 ns | 2.5 ns | pulse generators.

DIP24: plastic dual in-line package; 24 leads ( 300 mil)
SOT222-1
SO24: plastic small outline package; 24 leads; body width 7.5 mm SOT137-1
SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm
TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

NOTES

# Octal transceiver with parity generator/checker (3-State) 

## DEFINITIONS

| Data Sheet Identification | Product Status | Definition |
| :---: | :---: | :--- |
| Objective Specification | Formative or in Design | This data sheet contains the design target or goal specifications for product development. Specifications <br> may change in any manner without notice. |
| Preliminary Specification | Preproduction Product | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips <br> Semiconductors reserves the right to make changes at any time without notice in order to improve design <br> and supply the best possible product. |
| Product Specification | Full Production | This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes <br> at any time without notice, in order to improve design and supply the best possible product. |

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381

Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act. © Copyright Philips Electronics North America Corporation 1995

All rights reserved. Printed in U.S.A.

