
捷多邦,专业PCB打样工厂,24小时加急出货

Data Sheet 26186.20



ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$

Output Voltage, V _{CE} 30 V
Logic Supply Voltage, V _{DD} 7.0 V
Input Voltage Range,
V _{IN}
Output Current, I _C
Package Power Dissipation, P _D 2.70 W*
Operating Temperature Range,
T _A 20°C to +85°C
Storage Temperature Range,
T _s 55°C to +150°C
*Derate at rate of 22 mW/°C above $T_A = 25^{\circ}C$.
Caution: CMOS devices have input static protection but are susceptible to damage
,

when exposed to extremely high static

electrical charges.

zsc.com

ADDRESSABLE 28-LINE DECODER/DRIVER

Intended for use in ink-jet printer applications, the A5817SEP addressable 28-line decoder/driver combines low-power CMOS inputs and logic with 28 high-current, high-voltage bipolar outputs. A 4-to-14 line decoder determines the selected output driver (n) in each 14-driver bank. Two independent output enable inputs (active low) then provide the final decoding to activate 1- or 2-of-28 outputs (OUT_{An} and/or OUT_{Bn}). Special internal circuitry is programmed at the time of manufacture to adjust the output pulse timing and thereby the energy the device delivers to the ink-jet print head.

The CMOS inputs cause minimal loading and are compatible with standard CMOS, PMOS, and NMOS logic. Use with TTL or DTL circuits may require appropriate pull-up resistors to ensure an input logic high. The internal CMOS logic operates from a 5 V supply. A CHIP ENABLE function is provided to lock out the drivers during system power up. The 28 bipolar power outputs are open-collector 30 V Darlington drivers capable of sinking 500 mA at ambient temperatures up to 85°C.

The A5817SEP is furnished in a 44-lead plastic chip carrier (quad pack) for minimum-area, surface-mount applications.


FEATURES

MWW.0250 5817


- Controlled Characteristics for Ink-Jet Printers
- Addressable Data Entry
- 30 V Minimum V_{(BR)CEX}
- CMOS, PMOS, NMOS Compatible Inputs
- Low-Power CMOS Logic

Always order by complete part number: **A5817SEP**.






TYPICAL INPUT CIRCUIT



Dwg. EP-010-1

Allogro .

TYPICAL OUTPUT DRIVER




115 Northeast Cutoff Box 15036


ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$, $V_{DD} = 5.0$ V.

				Li	mits	-
Characteristic	Symbol	Test Conditions	Min	Тур	Max	Units
Output Drivers						
Output Leakage Current	I _{CEX}	V _{CE} = 30 V	—	<1.0	100	μA
Output Saturation Voltage	V _{CE(SAT)}	I _{OUT} = 450 mA	0.85	1.15	1.45	V
		I _{OUT} = 400 mA	0.8	1.1	1.4	V
Output Breakdown Voltage	V _{(BR)CEX}	$R_L = 56 \Omega$	30	_		V
Unclamped Inductive Load Current	-	$V_{CC} = 30 \text{ V}, \text{ L} = 3 \mu\text{H}, \text{ R}_{\text{L}} = 56 \Omega,$ $\text{I}_{\text{L}} = 500 \text{ mA}, \text{ Test Fig}.$		See Note		-
Turn-On Time	t _{PHL}	$V_{CC} = 21 \text{ V}, \text{ R}_{L} = 39 \Omega$	125	225	475	ns
Fall Time	t _f	$V_{CC} = 21 \text{ V}, \text{ R}_{L} = 39 \Omega$	—	20	—	ns
Turn-Off Time	t _{PLH}	$V_{CC} = 21 \text{ V}, \text{ R}_{L} = 39 \Omega$	175	250	400	ns
Rise Time	t _r	$V_{CC} = 21 \text{ V}, \text{ R}_{L} = 39 \Omega$	_	50		ns
Control Logic						
Logic Input Voltage	V _{IN(1)}		3.5	_		V
	V _{IN(0)}		—	_	0.8	V
Logic Input Current	I _{IN(1)}	V _{IN} = 5.0 V	_	<1.0	100	μΑ
	I _{IN(0)}	V _{IN} = 0 V	—	<-1.0	-100	μΑ
Input Resistance	R _{IN}		50			kΩ
Supply Current	I _{DD(ON)}	Two Outputs ON	_	6.0	10.0	mA
	I _{DD(OFF)}	All Drivers OFF, All Inputs = 0 V, $OE_A = OE_B = V_{DD}$	-		600	μΑ

Note: Device will turn off and meet all specifications after test.



UNCLAMPED INDUCTIVE LOAD CURRENT TEST FIGURE



TIMING CONDITIONS

(Logic Levels are V_{DD} and Ground)

A. Minimum Data Active Time Before Output Enable (Data Set-Up Time) 150 ns

B. Minimum Data Hold Time After Output Enable (Data Hold Time) 250 ns

APPLICATIONS INFORMATION

This device is intended specifically for, although certainly not limited to, driving ink-jet print heads. In this application, a certain minimum energy (a function of load voltage and output pulse duration) is required for proper operation, while excessive energy will degrade the life of the print head. The output pulse duration (t_{OUT}) is equal to $t_{ENABLE} + t_{PLH} - t_{PHL}$, where t_{PHL} is adjusted during manufacture to compensate for variations in the output saturation voltage ($V_{CE(SAT)}$).

For the A5817SEP, the relationship between t_{OUT} and t_{ENABLE} at T_{A} = 25°C is:

$$\begin{split} t_{OUT} &= t_{\text{ENABLE}} \left([V_{\text{CE(SAT)}}(\text{actual}) - V_{\text{CE(SAT)}}(\text{typical})] \right. \\ &\times 330 \text{ ns}) + 25 \text{ ns} + 110 \text{ ns}. \end{split}$$

For most applications, this will result in a drivercontribution-to-energy-error of less than $\pm 4\%$.

A logic low on the CHIP ENABLE input will prevent the drivers from turning ON, regardless of the state of other inputs or the logic supply voltage. The CHIP ENABLE input has a slow response time and should not be used as a high-speed control line. For proper operation, all ground terminals should be connected to a common ground on the printed wiring board. The IC (Internal Connection) terminals are used to program the turn-on time of the device and **MUST** be left electrically unconnected (floating) for proper operation.

DECODER TRUTH TABLE


IN _D (MSB)	IN _C	IN _B	IN _A (LSB)	N
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1	0	1	13
1	1	1	0	ALL OFF
1	1	1	1	ALL OFF

Depending on the four address inputs, the 4-to-14 line decoder selects one driver from each of the 14 output A and B banks of sink drivers according to the Decoder Truth Table. The state of the selected outputs is determined by the OUTPUT ENABLE inputs as shown in the Enable Truth Table.

CHIP ENABLE	OUTPUT ENABLE _A	OUTPUT ENABLE _B	OUTPUTS (OFF unless otherwise specified. For the value of N see the Decoder Truth Table)
0	Х	Х	ALL OFF
1	1	1	ALL OFF
1	0	1	OUT _{AN} ON
1	1	0	OUT _{BN} ON
1	0	0	OUT _{AN} ON, OUT _{BN} ON

ENABLE TRUTH TABLE

X = Irrelevant



Dimensions in Inches (for reference only)

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. The information included herein is believed to be accurate and

reliable. However, Allegro MicroSystems, Inc. assumes no responsibil-

ity for its use; nor for any infringements of patents or other rights of third

parties which may result from its use.

- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
 - 2. Lead spacing tolerance is non-cumulative.

