38 READ/IN28

37 READ/IN 18

36] F/W_B

ST 35 STROBE

34 GROUND

C 33 CLEAR 8

31 CATHODE COMMON

30 OUTIE

29 OUT 28

Dwg. No. A-14.225

OE 32 OE,

LATCHES

OUT

WWW.02505881

BiMOS II DUAL 8-BIT LATCHED DRIVER WITH READ BACK

With 16 CMOS data latches (two sets of eight), CMOS control circuitry for each set of latches, and a bipolar saturated driver for each latch, the UCN5881EP provides low-power interface with maximum flexibility. The driver includes thermal shutdown circuitry to protect against damage from high junction temperatures and clamp diodes for inductive load transient suppression.

The CMOS inputs cause minimal circuit loading and are compatible with standard CMOS, PMOS, and NMOS circuits. TTL or DTL circuits may require the use of appropriate pull up resistors. When reading back, each data input will sink 8 mA (if its corresponding latch is low) or source 400 µA (if its corresponding latch is high). The read back feature is for error checking. It allows the system to verify that data has been received and latched.

The bipolar outputs are suitable for use with low-power relays, solenoids, and stepping motors. The very-low output saturation voltage makes this device well-suited for driving LED arrays. The output transistors are capable of sinking 50 mA and will maintain at least 20 V in the OFF state. Outputs may be paralleled for higher current capability.

The UCN5881EP dual 8-bit latched sink driver is rated for operation over the temperature range of -20°C to +85°C and is supplied in a plastic 44-lead chip carrier conforming to the JEDEC MS-007AB outline.

ABSOLUTE MAXIMUM RATINGS

OUTes

Output Sustaining Voltage, V_{CE(sus)} ... 15 V Output Current, I_{OUT} 50 mA Input Voltage Range,

 $V_{IN} \dots -0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$ Logic Supply Voltage, VDD 15 V Package Power Dissipation,

P_D See Graph Operating Temperature Range,

T_A -20°C to +85°C Storage Temperature Range,

T_S -55°C to +150°C

Caution: CMOS devices have input static protection, but are susceptible to damage when exposed to extremely high static electrical charges.

FEATURES

- 4.4 MHz Minimum Data-Input Rate
- Low-Power CMOS Logic
- 20 V, 50 mA (Max.) Outputs
- Transient-Protected Outputs
- Thermal Shutdown Protection
- Low-Profile Leaded Chip Carrier

Always order by complete part number: |UCN5881EP|.







READ/INIA 8 RW 9

STROBE A T

OUT

5881 BiMOS II DUAL 8-BIT LATCHED DRIVER





TRUTH TABLE

Read/In	Strobe	Clear	Output Enable	Read/Write	Latch Contents	Output
Х	Х	Х	1	Х	Х	OFF
0	1	0	0	1	0	OFF
1	1	0	0	1	1	ON
X	0	0	0	1	n-1	n-1
X	X	1	Χ	Χ	0	OFF
n	Χ	0	X	0	n	n


n = Present Latch Contents

n-1 = Previous Latch Contents

X = Irrelevant

ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$, $V_{DD} = 5 \text{ V}$ (unless otherwise noted).

			Limits		
Characteristic	Symbol	Test Conditions	Min.	Max.	Units
Output Leakage Current	I _{CEX}	V _{OUT} = 20 V	_	50	μΑ
Output Saturation Voltage	V _{CE(SAT)}	I _{OUT} = 10 mA	_	0.1	V
		I _{OUT} = 25 mA	_	0.5	V
Output Sustaining Voltage	V _{CE(sus)}	I _{OUT} = 25 mA, L = 2 mH	15	_	V
Input Voltage	V _{IN(0)}		-0.3	0.8	V
	V _{IN(1)}		3.5	5.3	V
Input Current	I _{IN(0)}	V _{IN} = 0.8 V	_	-10	μΑ
	I _{IN(1)}	V _{IN} = 5 V	_	10	μΑ
Readback Output Voltage	V _{OUT(1)}	I _{OUT} = -400 μA	3.5	_	V
	V _{OUT(0)}	I _{OUT} = 5.0 mA	_	0.8	V
Logic Supply Current	I _{DD}	All Drivers ON	_	14	mA
		All Drivers OFF	_	3.0	mA
Clamp Diode Leakage Current	I _R	V _R = 20 V	_	50	μΑ
Clamp Diode Forward Voltage	V _F	I _F = 50 mA		1.5	V



TIMING CONDITIONS


 $(V_{DD} = 5.0 \text{ V}, \text{Logic Levels are } V_{DD} \text{ and Ground})$


A. N	finimum Data Active Time Before Strobe Enabled (Data Set-Up Time)
B. N	finimum Data Active Time After Strobe Disabled (Data Hold Time)
C. N	finimum Strobe Pulse Width
D. T	ypical Time Between Strobe Activation and Output ON to OFF Transition
E. T	ypical Time Between Strobe Activation and Output OFF to ON Transition
F. N	finimum Clear Pulse Width
G. N	finimum Data Pulse Width

A high on the READ/WRITE input allows the circuit to accept data in. Information then present at an input is transferred to its latch when the STROBE is high. A high CLEAR input will set all latches to the output OFF condition regardless of the data or STROBE input levels. A high OUTPUT ENABLE will set all outputs to the OFF condition regardless of any other input conditions. When the OUTPUT ENABLE is low, the outputs depend on the state of their respective latches.

A low on the READ/WRITE input will allow the latched data to be read back on the data input lines. Allow a minimum of 750 ns delay (will increase with capacitive loading) before reading back the state of the latches. The read back feature is for error checking applications and allows the system to verify that data has been received and latched.

5881 BiMOS II DUAL 8-BIT LATCHED DRIVER





NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

2. Lead spacing tolerance is non-cumulative.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.