查询SN74AHC158PW供应商

捷多邦,专业PCB打样SN54AH0158出SN74AHC158 **QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS**


- EPIC[™] (Enhanced-Performance Implanted **CMOS)** Process
- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- **Package Options Include Plastic** Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) DIPs

description

quadruple 2-line These to 1-line data selectors/multiplexers are designed for 2-V to 5.5-V V_{CC} operation.


The 'AHC158 devices feature a common strobe (\overline{G}) input. When the strobe is high, all outputs are high. When the strobe is low, a 4-bit word is selected from one of two sources and is routed to the four outputs. These devices provide inverted data.

The SN54AHC158 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74AHC158 is characterized for operation from -40°C to 85°C.




SCLS346E - MAY 1996 - REVISED JANUARY 2000





NC – No internal connection U.W.W.W.



FUNCTION TABLE (each data selector/multiplexer)




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cisa trademark of Texas Instruments Incorporated.




SCLS346E - MAY 1996 - REVISED JANUARY 2000

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, DGV, J, N, PW, and W packages.



SCLS346E - MAY 1996 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range, V _I (see Note 1) Output voltage range, V _O (see Note 1) Input clamp current, I_{IK} (V _I < 0) Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC} Continuous output current, I_O (V _O = 0 to V _{CC}) Continuous current through V _{CC} or GND	-0.5 V to -0.5 V to -0.5 V to V _{CC} + 0 -20 ±20 ±25 D package 73°C DB package 82°C DGV package 120°C	7 V .5 V mA mA mA C/W C/W C/W C/W
Storage temperature range, T _{stg}	PW package	C/W

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

			SN54A	MIN MAX				
			MIN					
VCC	Supply voltage		2	5.5	2	5.5	V	
		$V_{CC} = 2 V$	1.5		1.5			
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		2.1		V	
		$V_{CC} = 5.5 V$	3.85		3.85			
		$V_{CC} = 2 V$		0.5		0.5		
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9	V	
		$V_{CC} = 5.5 V$		1.65		1.65		
VI	Input voltage		0	5.5	0	5.5	V	
VO	Output voltage		0 <	Vcc	0	VCC	V	
		$V_{CC} = 2 V$	C)	-50		-50	μΑ	
IОН	High-level output current	V_{CC} = 3.3 V ± 0.3 V	PQ(-4		-4	mA	
		V_{CC} = 5 V ± 0.5 V	40	-8		-8	IIIA	
		$V_{CC} = 2 V$		50		50	μΑ	
IOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4 4				
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA	
Δt/Δv	Input transition rise or fall rate	V_{CC} = 3.3 V ± 0.3 V		100		100	no/\/	
	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V	
TA	Operating free-air temperature		-55	125	-40	85	°C	

recommended operating conditions (see Note 3)

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCLS346E - MAY 1996 - REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DAMETED	TEST CONDITIONS	Vee	Т	λ = 25°C	;	SN54AF	IC158	SN74AI	HC158	LINUT	
PARAMETER		TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V	1.9	2		1.9		1.9			
		I _{OH} = -50 μA	3 V	2.9	3		2.9		2.9		X UNIT V V 1 1 1 1 V 4 4 4 1 μA 0 μA	
∨он			4.5 V	4.4	4.5		4.4		4.4			
		I _{OH} = -4 mA	3 V	2.58			2.48	M	2.48			
		I _{OH} = -8 mA	4.5 V	3.94			3.8	N.	3.8			
			2 V			0.1	4	0.1		0.1		
		I _{OL} = 50 μA	3 V			0.1	5	0.1		0.1		
VOL			4.5 V			0.1	ng	0.1		0.1	V	
		I _{OL} = 4 mA	3 V			0.36	RC	0.5		0.44		
		I _{OL} = 8 mA	4.5 V			0.36	4	0.5		0.44		
Ц	A or B inputs	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1		±1*		±1	μΑ	
ICC		$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		40		40	μΑ	
Ci		VI = V _{CC} or GND	5 V		2	10				10	pF	

* On products compliant to MIL-PRF-38535, this parameter is not production tested at $V_{CC} = 0 V$.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T,	Δ = 25 °	C	SN54A	HC158	SN74A	HC158	UNIT							
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT							
^t PLH	A or P	Y	Ci - 15 pE		6.2**	9.7**	1**	11.5**	1	11.5	ns							
^t PHL	A or B Y CL = 15 pF	A or B Y		6.2**	9.7**	1**	11.5**	1	11.5	115								
^t PLH	Ā/B	Y	Cl = 15 pF		8.4**	13.2**	1**	15.5**	1	15.5	ns							
^t PHL	A/B	A/B f CL = 13 p	0 <u>[</u> = 15 pi		8.4**	13.2**	1**	15.5**	1	15.5	115							
^t PLH	LH G Y	C _I = 15 pF		8.7**	13.6**	1**	16**	1	16	ns								
^t PHL	6	Ŷ						I	i	0L = 13 pr		8.7**	13.6**	1**	16**	1	16	115
^t PLH	A or B	A con D	Y C _L = 50 pF		8.7	13.2	1	Q 15	1	15	ns							
^t PHL	AUB	I			8.7	13.2	15	15	1	15	115							
^t PLH	A/B Y	C ₁ = 50 pF		10.9	16.7	8	19	1	19	9 ns								
^t PHL		0L = 30 pr		10.9	16.7	x 1	19	1	19	115								
^t PLH	G	Y	C _L = 50 pF		11.2	17.1	1	19.5	1	19.5	ns							
^t PHL	9	ſ	CL = 50 PF		11.2	17.1	1	19.5	1	19.5	115							

** On products compliant to MIL-PRF-38535, this parameter is not production tested.



SCLS346E - MAY 1996 - REVISED JANUARY 2000

	FROM	то	LOAD	Τį	ע = 25°C	;	SN54A	HC158	SN74AI	HC158	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
^t PLH	A or P	V	C _I = 15 pF		4.1*	6.4*	1*	7.5*	1	7.5	
^t PHL	tPHL A or B	Y CL	CL = 15 pr		4.1*	6.4*	1*	7.5*	1	7.5	ns
^t PLH	A/B	Y	C _L = 15 pF		5.3*	8.1*	1*	9.5*	1	9.5	20
^t PHL	A/B	r			5.3*	8.1*	1*	9.5*	1	9.5	ns
^t PLH	-	G Y	C _L = 15 pF		5.6*	8.6*	1*	10*	1	10	ns
^t PHL		Т				5.6*	8.6*	.6* 1* 🖌	J 10*	1	10
^t PLH	A or D	X	C: 50 pF		5.6	8.4	1	9.5	1	9.5	
^t PHL	A or B Y	C _L = 50 pF		5.6	8.4	5	9.5	1	9.5	ns	
^t PLH	Ā/B Y	V	$C_{1} = 50 \text{ pF}$		6.8	10.1	8	11.5	1	11.5	ns
^t PLH		C _L = 50 pF		6.8	10.1	a 1	11.5	1	11.5	115	
^t PLH	G	Y	$C_{1} = 50 \text{ pF}$		7.1	10.6	1	12	1	12	-
^t PHL	G	r	CL = 50 pF		7.1	10.6	1	12	1	12	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER	SN	58	UNIT	
				MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}			0.8	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}			-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}		4.8		V
VIH(D)	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER		ONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load,	f = 1 MHz	11	pF



SCLS346E - MAY 1996 - REVISED JANUARY 2000



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated