查询SN54ALS259供应商

捷多邦,专业PCB打样**SN54ALS259**世SN74ALS259 8-BIT ADDRESSABLE LATCHES

SN54ALS259 ... J PACKAGE

SDAS217A - DECEMBER 1982 - REVISED DECEMBER 1994

- 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion With Storage
- Asynchronous Parallel Clear
- Active-High Decoder
- Enable/Disable Input Simplifies Expansion
- Expandable for n-Bit Applications
- Four Distinct Functional Modes
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

These 8-bit addressable latches are designed for general-purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches and being a 1-of-8 decoder or demultiplexer with active-high outputs.

Four distinct modes of operation are selectable by controlling the clear (\overline{CLR}) and enable (\overline{G}) inputs as shown in the function table. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The

SN74ALS259 D OR N PACKAGE (TOP VIEW)									
S0 [S1 [Q0 [Q1 [Q2 [Q3 [GND [3 4 5 6	16 15 14 13 12 11 10 9	V <u>CC</u> CLR D Q7 Q6 Q5 Q4						







addressed latch follows the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, \overline{G} should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output follows the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

The SN54ALS259 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS259 is characterized for operation from 0°C to 70°C.

			FUN	CTION	12122				
	INPU	JTS	OUTPUT OF	EACH OTHER	FUNCTION				
	CLR	G	LATCH	OUTPUT	FUNCTION				
	Η.	1	D	Q _{iO}	Addressable latch				
1	н	Н	Q _{iO}	Q _{iO}	Memory				
	L	L	D	L	8-line demultiplexer				
	L	Н	L	L	Clear				

Function Tables

D = the level at the data input.

 $Q_{\mbox{iO}}$ = the level of $Q_{\mbox{i}}$ (i = Q, 1, . . . 7 as appropriate) before the indicated steady-state input conditions were established.



SDAS217A - DECEMBER 1982 - REVISED DECEMBER 1994

Function Tables (Continued)

LATCH SELECTION									
SEL	ECT INF	LATCH							
S2	S 1	ADDRESSED							
L	L	L	0						
L	L	Н	1						
L	Н	L	2						
L	Н	Н	3						
Н	L	L	4						
Н	L	н	5						
Н	Н	L	6						
Н	Н	Н	7						

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.



SDAS217A - DECEMBER 1982 - REVISED DECEMBER 1994



logic diagram (positive logic)

Pin numbers shown are for the D, J, and N packages.



SDAS217A - DECEMBER 1982 - REVISED DECEMBER 1994

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC}	
Operating free-air temperature range, T _A : SN54ALS259	-55°C to 125°C
SN74ALS259	0°C to 70°C
Storage temperature range	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN	54ALS2	59	SN74ALS259			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7			0.8	V
IOH	High-level output current				-0.4			-0.4	mA
I _{OL}	Low-level output current				4			8	mA
	Pulse duration	G low	20			15			ns
tw	Pulse duration	CLR low	10			10			
		Data before G↑	20			15			
t _{su}	Setup time	Address before G↑	20			15			ns
L.	t _h Hold time	Data after G↑	0			0			
۳h		Address after G↑	0			0			ns
Тд	Operating free-air temperature	-	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TERTO	TEST CONDITIONS SN54ALS259 SN74ALS259			SN54ALS259		59		
PARAMETER			MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = -18 mA			-1.5			-1.5	V
VOH	V_{CC} = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2	2		V _{CC} -2	2		V
Ve	V_{OL} $V_{CC} = 4.5 V$	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
VOL		I _{OL} = 8 mA					0.35	0.5	v
lį	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1			0.1	mA
Iн	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μA
١ _{١L}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
١ _O §	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
Icc	$V_{CC} = 5.5 V$			14	22		14	22	mA

[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS217A - DECEMBER 1982 - REVISED DECEMBER 1994

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VC CL RL TA	UNIT			
			SN54A	LS259	SN74ALS259		
			MIN	MAX	MIN	MAX	
^t PHL	CLR	Any Q	2	15	2	12	ns
^t PLH	Data	Any O	4	22	4	19	
^t PHL	Dala	Any Q	2	15	2	12	ns
^t PLH	Address	Any Q	4	26	4	22	
^t PHL	Address	Ally Q	2	15	2	12	ns
^t PLH	Execute	Any Q	4	22	4	20	ns
^t PHL	Execute	Ally Q	2	16	2	13	115

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS217A - DECEMBER 1982 - REVISED DECEMBER 1994



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open. D. All input pulses have the following characteristics: PPR < 1 MHz t = t = 2 ps. duty cycle = 50%
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_r = t_f = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated