



SEMICONDUCTOR

September 1983 Revised February 1999

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

General Description

The MM74HC259 device utilizes advanced silicon-gate CMOS technology to implement an 8-bit addressable latch, designed for general purpose storage applications in digital systems.

The MM74HC259 has a single data input (D), 8 latch outputs (Q1–Q8), 3 address inputs (A, B, and C), a common enable input (G), and a common CLEAR input. To operate this device as an addressable latch, data is held on the D input, and the address of the latch into which the data is to be entered is held on the A, B, and C inputs. When ENABLE is taken LOW the data flows through to the addressed output. The data is stored when ENABLE transitions from LOW-to-HIGH. All unaddressed latches will remain unaffected. With enable in the HIGH state the device is deselected, and all latches remain in their previous state, unaffected by changes on the data or address

inputs. To eliminate the possibility of entering erroneous data into the latches, the enable should be held HIGH (inactive) while the address lines are changing.

If enable is held HIGH and CLEAR is taken LOW all eight latches are cleared to a LOW state. If enable is LOW all latches except the addressed latch will be cleared. The addressed latch will instead follow the D input, effectively implementing a 3-to-8 line decoder.

All inputs are protected from damage due to static discharge by diodes to V_{CC} and ground.


Features

- Typical propagation delay: 18 ns
- Wide supply range: 2–6V
- Low input current: 1 µA maximum
- Low quiescent current: 80 µA maximum (74HC Series)


Ordering Code:

Order Number	Package Number	Package Description				
MM74HC259M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow				
MM74HC259SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide				
MM74HC259MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide				
MM74HC259N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.						


Connection Diagram



Latch Selection Table



 $\begin{array}{l} \mathsf{H}=\mathsf{HIGH} \ \mathsf{level}, \ \mathsf{L}=\mathsf{LOW} \ \mathsf{level} \\ \mathsf{D}=\mathsf{the} \ \mathsf{level} \ \mathsf{at the} \ \mathsf{data} \ \mathsf{input} \\ \mathsf{Q}_{i0} \ \mathsf{the} \ \mathsf{level} \ \mathsf{of} \ \mathsf{Q}_i \ (\mathsf{i}=0, \ 1...7, \ \mathsf{as appropriate}) \\ \mathsf{before \ the \ indicated \ steady-state \ input} \\ \mathsf{conditions \ were \ established}. \end{array}$



www.fairchildsemi.com

Absolute Maximum Ratings(Note 1) (Note 2)

Recommended Operating Conditions

Supply Voltage (V _{CC})	-0.5 to +7.0V		Min	Max	Units	
DC Input Voltage (VIN)	–1.5 to $V_{CC}\text{+}1.5\text{V}$	Supply Voltage (V _{CC})	2	6	V	
DC Output Voltage (V _{OUT})	–0.5 to $V_{CC} \mbox{+} 0.5 \mbox{V}$	DC Input or Output Voltage	0	V _{CC}	V	
Clamp Diode Current (IIK, IOK)	±20 mA	(V _{IN} , V _{OUT})				
DC Output Current, per pin (I _{OUT})	±25 mA	Operating Temperature Range (T_A)	-40	+85	°C	
DC V _{CC} or GND Current, per pin (I _{CC})	±50 mA	Input Rise or Fall Times				
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	$(t_r, t_f) V_{CC} = 2.0 V$		1000	ns	
Power Dissipation (P _D)		$V_{CC} = 4.5V$		500	ns	
(Note 3)	600 mW	$V_{\rm CC} = 6.0 V$		400	ns	
S.O. Package only	500 mW	Note 1: Absolute Maximum Ratings are those values beyond which dam-				
Lead Temperature (T _L)		age to the device may occur.				
(Soldering 10 seconds)	260°C	Note 2: Unless otherwise specified all voltages are referenced to ground.				
	200 0	Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C				

DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	V _{cc}	T _A = 25°C		$T_{A}=-40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units	
Symbol			*cc	Тур	Guaranteed Limits			Units	
VIH	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V	
	Input Voltage		4.5V		3.15	3.15	3.15	V	
			6.0V		4.2	4.2	4.2	V	
VIL	Maximum LOW Level		2.0V		0.5	0.5	0.5	V	
	Input Voltage		4.5V		1.35	1.35	1.35	V	
			6.0V		1.8	1.8	1.8	V	
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$							
	Output Voltage	I _{OUT} ≤ 20 μA	2.0V	2.0	1.9	1.9	1.9	V	
			4.5V	4.5	4.4	4.4	4.4	V	
			6.0V	6.0	5.9	5.9	5.9	V	
		$V_{IN} = V_{IH} \text{ or } V_{IL}$							
		I _{OUT} ≤ 4.0 mA	4.5V	4.2	3.98	3.84	3.7	V	
		I _{OUT} ≤ 5.2 mA	6.0V	5.7	5.48	5.34	5.2	V	
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$							
	Output Voltage	I _{OUT} ≤ 20 μA	2.0V	0	0.1	0.1	0.1	V	
			4.5V	0	0.1	0.1	0.1	V	
			6.0V	0	0.1	0.1	0.1	V	
		$V_{IN} = V_{IH} \text{ or } V_{IL}$							
		I _{OUT} ≤ 4.0 mA	4.5V	0.2	0.26	0.33	0.4	V	
		I _{OUT} ≤ 5.2 mA	6.0V	0.2	0.26	0.33	0.4	V	
I _{IN}	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA	
	Current								
I _{CC}	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	160	μA	
	Supply Current	I _{OUT} = 0 μA							

Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC}=5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

MM74HC259

_
റ
ŝ
2
C
Т
4
~
5
~
5
_

AC Electrical Characteristics

(V_{CC} = 5.0V, T_A = 25 ^{\circ}C, t_r = t_f = 6 ns, C_L = 15 pF unless otherwise specified.)

Symbol	Parameter	Conditions	Тур	Guaranteed Limit	Units
t _{PHL} , t _{PLH}	Maximum Propagation Delay		18	32	ns
	Data to Output				
t _{PHL} , t _{PLH}	Maximum Propagation Delay		20	38	ns
	Select to Output				
t _{PHL} , t _{PLH}	Maximum Propagation Delay		20	35	ns
	Enable to Output				
t _{PHL}	Maximum Propagation Delay		17	27	ns
	Clear to Output				
t _W	Minimum Enable Pulse Width		10	16	ns
t _W	Minimum Clear Pulse Width		10	16	ns
t _r , t _f	Maximum Input Rise and Fall Time			500	ns
ts	Minimum Setup Time Select or		15	20	ns
	Data to Enable				
t _H	Minimum Hold Time Data or		-2	0	ns
	Address to Enable				

AC Electrical Characteristics

 $t_r = t_f = 6 \text{ ns}, C_L = 50 \text{ pF}, V_{CC} = 2.0 \text{V} - 6.0 \text{V}$

Symbol	Parameter	Conditions	V _{cc}	T _A = 25°C		$T_A = -40$ to $85^{\circ}C$	$T_{A}{=}{-}55$ to $125^{\circ}C$	Units	
Symbol			*cc	Тур		Guaranteed Limits			
t _{PHL} , t _{PLH}	Maximum Propagation Delay		2.0V	60	180	225	250	ns	
	Data to Output		4.5V	19	37	46	52	ns	
			6.0V	17	32	40	45	ns	
t _{PHL} , t _{PLH}	Maximum Propagation Delay		2.0V	72	220	275	310	ns	
	Select to Output		4.5V	21	43	54	60	ns	
			6.0V	18	37	46	52	ns	
t _{PHL} , t _{PLH}	Maximum Propagation Delay		2.0V	65	200	250	280	ns	
	Enable to Output		4.5V	27	40	50	58	ns	
			6.0V	23	35	44	50	ns	
t _{PHL}	Maximum Propagation Delay		2.0V	50	150	190	210	ns	
	Clear to Output		4.5V	18	31	39	44	ns	
			6.0V	16	26	32	37	ns	
t _W	Minimum Pulse Width		2.0V		80	100	120	ns	
	Clear or Enable		4.5V		16	20	24	ns	
			6.0V		14	18	20	ns	
ts	Minimum Setup Time Address		2.0V		100	125	150	ns	
	or Data to Enable		4.5V		20	25	28	ns	
			6.0V		15	19	25	ns	
t _H	Minimum Hold Time Address		2.0V	-10	0	0	0	ns	
	or Data to Enable		4.5V	-2	0	0	0	ns	
			6.0V	-2	0	0	0	ns	
t _{TLH} , t _{THL}	Maximum Output Rise		2.0V	30	75	95	110	ns	
	and Fall Time		4.5V	8	15	19	22	ns	
			6.0V	7	13	16	19	ns	
C _{IN}	Input Capacitance		1	5	10	10	10	pF	
C _{PD}	Power Dissipation	(per package)	1	80	1			pF	
	Capacitance (Note 5)								

