, 24小时加**SN7年LVC16245A 16-BIT BUS TRANSCEIVER**

DGG, DGV, OR DL PACKAGE

SCES062N - DECEMBER 1995 - REVISED DECEMBER 2003

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 4 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Ioff Supports Partial-Power-Down Mode
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

description/ordering information

16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

(TOP VIEW) 48 10E 1DIR L 47 1 1A1 1B1 46 1A2 1B2 3 45 GND GND L 44 🛮 1A3 1B3 5 43 1 1A4 1B4 🛮 6 42 IV_{CC} $V_{CC}L$ 41 1B5 8 1A5 40 1 1A6 1B6 **□** 9 39 GND GND 10 1B7 🛮 11 38 1A7 1B8 | 12 37 1A8 2B1 [] 13 36 2A1 2B2 14 35 2A2 GND [15 34 GND 33 2A3 2B3 **∏** 16 2B4 🛮 17 32 2A4 31 V_{CC} v_{сс}Ц 30 2A5 2B5 | 19 2B6 20 29 🛮 2A6 GND | 21 28 | GND 2B7 22 27 2A7 2B8 23 26 2A8 2DIR **1**24 25 20E

The SN74LVC16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	0000 01	Tube	SN74LVC16245ADL		
	SSOP – DL	Tape and reel	SN74LVC16245ADLR	LVC16245A	
4000 1- 0500	TSSOP - DGG	SOP – DGG Tape and reel		LVC16245A	
-40°C to 85°C	TVSOP - DGV	Tape and reel	SN74LVC16245ADGVR	LD245A	
A THE	VFBGA – GQL	Tana and saal	SN74LVC16245AGQLR	1.00454	
1 1 2 m	VFBGA – ZQL (Pb-free)	Tape and reel	SN74LVC16245AZQLR	LD245A	

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

U TEXAS

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN74LVC16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS


SCES062N - DECEMBER 1995 - REVISED DECEMBER 2003

description/ordering information (continued)

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

GQL OR ZQL PACKAGE (TOP VIEW)



terminal assignments


	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1OE
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	Vcc	Vcc	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Е	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	Vcc	Vcc	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2OE

NC - No internal connection


FUNCTION TABLE (each 8-bit section)

INP	UTS	
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

logic diagram (positive logic)



Pin numbers shown are for the DGG, DGV, and DL packages.



To Seven Other Channels



SCES062N - DECEMBER 1995 - REVISED DECEMBER 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

O 1 1/2		0 = 1/4
Supply voltage range, V _{CC}		–0.5 V to 6.5 V
Input voltage range, V _I (see Note 1)		–0.5 V to 6.5 V
Voltage range applied to any output in the high		
		0.51/1: 0.51/
(see Note 1)		–0.5 V to 6.5 V
Voltage range applied to any output in the high	n or low state, V _O	
(see Notes 1 and 2)		$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I _{IK} (V _I < 0)		
Output clamp current, I _{OK} (V _O < 0)		
Continuous output current, IO		±50 mA
Continuous current through each V _{CC} or GND		
Package thermal impedance, θ _{JA} (see Note 3)): DGG package	70°C/W
	DGV package	58°C/W
	DL package	63°C/W
	GQL/ZQL package	
Storage temperature range, T _{stg}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The value of V_{CC} is provided in the recommended operating conditions table.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
.,	Owner house the me	Operating	1.65	3.6		
VCC	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
\vee_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		
\vee_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		
٧ _I	Input voltage		0	5.5	V	
.,	0.4.4.1	High or low state	0	Vcc	.,	
VO	Output voltage	3-state	0	5.5	V	
		V _{CC} = 1.65 V		-4		
	High level codered compart	V _{CC} = 2.3 V		-8	A	
ЮН	High-level output current	V _{CC} = 2.7 V		-12	mA	
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
	Lave level colored comment	V _{CC} = 2.3 V		8	4	
lOL	Low-level output current	V _{CC} = 2.7 V	V _{CC} = 2.7 V		mA	
		V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate			5	ns/V	
T _A	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN74LVC16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES062N - DECEMBER 1995 - REVISED DECEMBER 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST C	ONDITIONS	VCC	MIN	TYP†	MAX	UNIT
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.2			
		$I_{OH} = -4 \text{ mA}$	1.65 V	1.2				
. ,		I _{OH} = -8 mA		2.3 V	1.7			.,
VOH		10 4		2.7 V	2.2			V
		I _{OH} = -12 mA		3 V	2.4			
		$I_{OH} = -24 \text{ mA}$		3 V	2.2			
		I _{OL} = 100 μA		1.65 V to 3.6 V			0.2	
		I _{OL} = 4 mA		1.65 V			0.45	
VOL		I _{OL} = 8 mA	2.3 V			0.7	V	
		I _{OL} = 12 mA	2.7 V			0.4		
	_	I _{OL} = 24 mA		3 V			0.55	
II	Control inputs	V _I = 0 to 5.5 V		3.6 V			±5	μΑ
l _{off}		V_I or $V_O = 5.5 V$		0			±10	μΑ
loz‡		$V_{O} = 0 \text{ to } 5.5 \text{ V}$		2.3 V to 3.6 V			±5	μΑ
		$V_I = V_{CC}$ or GND					20	
lcc		3.6 V ≤ V _I ≤ 5.5 V§	I _O = 0	3.6 V	20		μΑ	
Δlcc		One input at V _{CC} – 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μА
Ci	Control inputs	$V_I = V_{CC}$ or GND		3.3 V		5		pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND		3.3 V		7.5		pF

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} =		V _{CC} =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1.5	7.1	1	4.5	1	4.7	1	4	ns
t _{en}	ŌE	A or B	1.5	8.9	1	5.6	1.5	6.7	1.5	5.5	ns
^t dis	ŌĒ	A or B	1.5	11.9	1	6.8	1.5	7.1	1.5	6.6	ns
^t sk(o)										1	ns


operating characteristics, T_A = 25°C

	PARAMETER			TEST	$V_{CC} = 1.8 V$	$V_{CC} = 2.5 \text{ V}$	$V_{CC} = 3.3 V$	UNIT
ı				CONDITIONS	TYP	TYP	TYP	UNII
ſ	Power dissipation capacitance		Outputs enabled	f 40 MH=	34	37	38	~F
l	C _{pd}	per transceiver	Outputs disabled	f = 10 MHz	3	3	4	pF




[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. ‡ For I/O ports, the parameter I_{OZ} includes the input leakage current. § This applies in the disabled state only.

PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
tPLZ/tPZL	VLOAD
tPHZ/tPZH	GND

V	INF	PUTS	V	V			V
VCC	٧ _I	t _r /t _f	VM	VLOAD	CL	R_L	$v_{\scriptscriptstyle\Delta}$
1.8 V \pm 0.15 V	VCC	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤ 2 ns	V _{CC} /2	2×VCC	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





4-Oct-2005



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
74LVC16245ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74LVC16245ADGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC16245ADGGR	ACTIVE	TSSOP	DGG	48	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
SN74LVC16245ADGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC16245ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC16245ADLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC16245ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC16245ADLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC16245AGQLR	ACTIVE	VFBGA	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVC16245AGRDR	ACTIVE	LFBGA	GRD	54	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVC16245AZQLR	ACTIVE	VFBGA	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74LVC16245AZRDR	ACTIVE	LFBGA	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



GRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Falls within JEDEC MO-205 variation DD.
- D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Falls within JEDEC MO-205 variation DD.
- D. This package is lead—free. Refer to the 54 GRD package (drawing 4204759) for tin—lead (SnPb).



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265