捷多邦,**多N54世VF162245A**时**SN74造**VT162245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS

SCBS714B - FEBRUARY 2000 - REVISED SEPTEMBER 2003

- Members of the Texas Instruments Widebus™ Family
- A-Port Outputs Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- **Support Mixed-Mode Signal Operation** (5-V Input and Output Voltages With 3.3-V V_{CC})
- **Support Unregulated Battery Operation** Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Ioff and Power-Up 3-State Support Hot Insertion
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

SN54LVT162245A . . . WD PACKAGE SN74LVT162245A . . . DGG OR DL PACKAGE (TOP VIEW)

	$\overline{}$			
1DIR	1	O	48	10E
1B1	2		47] 1A1
1B2	3		46] 1A2
GND [4		45	GND
1B3 [5		44] 1A3
1B4 [6		43] 1A4
V _{CC} [7		42] v _{cc}
1B5 [8		41] 1A5
1B6 [9		40] 1A6
GND [10		39] GND
1B7 [11		38] 1A7
1B8	12		37	1A8
2B1	13		36	2A1
2B2	14		35	2A2
GND [15		34] GND
2B3 [16		33] 2A3
2B4 [17		32] 2A4
V _{CC} [18		31] v _{cc}
2B5 [19		30] 2A5
2B6 [20		29] 2A6
GND [21		28] GND
2B7 [22		27	2A7
2B8 [23		26	2A8
2DIR	24		25	20E
		_	-	

description/ordering information

The 'LVT162245A devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	000D DI	Tube	SN74LVT162245ADL	LVT162245A	
	SSOP - DL	Tape and reel	SN74LVT162245ADLR		
-40°C to 85°C	TSSOP – DGG Tape and reel		SN74LVT162245ADGGR	LVT162245A	
	VFBGA – GQL		SN74LVT162245AGQLR	1.70.454	
	VFBGA – ZQL (Pb-free)	Tape and reel	SN74LVT162245AZQLR	LZ245A	
-55°C to 125°C	CFP – WD	Tube	SNJ54LVT162245AWD	SNJ54LVT162245AWD	

[†]Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

us is a trademark of Texas Instruments



SN54LVT162245A, SN74LVT162245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS714B - FEBRUARY 2000 - REVISED SEPTEMBER 2003


description/ordering information (continued)

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent $22-\Omega$ series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I_{off} and power-up 3-state. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

GQL OR ZQL PACKAGE (TOP VIEW)



terminal assignments

	1	2	3	4	5	6
Α	1DIR	NC	NC	NC	NC	1OE
В	1B2	1B1	GND	GND	1A1	1A2
С	1B4	1B3	Vcc	Vcc	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
Ε	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
Н	2B5	2B6	VCC	VCC	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 <mark>OE</mark>

NC - No internal connection


FUNCTION TABLE (each 8-bit section)


INP	UTS	ODED ATION				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	Χ	Isolation				



SCBS714B - FEBRUARY 2000 - REVISED SEPTEMBER 2003

logic diagram (positive logic)





Pin numbers shown are for the DGG, DL, and WD packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} –0.5 V to 4	4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	o 7 V
Voltage range applied to any output in the high state, V_O (see Note 1)0.5 V to V_{CC} + 0	0.5 V
Current into any output in the low state, IO: SN54LVT162245A (B port)	6 mA
SN74LVT162245A (B port)	
A port	0 mA
Current into any output in the high state, I _O (see Note 2): SN54LVT162245A (B port) 48	8 mA
SN74LVT162245A (B port) 64	4 mA
A port 30	0 mA
Input clamp current, I_{IK} ($V_I < 0$)	0 mA
Output clamp current, I_{OK} ($V_O < 0$)	0 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	°C/W
DL package	°C/W
GQL/ZQL package 42°	°C/W
Storage temperature range, T _{stg}	50°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SN54LVT162245A, SN74LVT162245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS714B - FEBRUARY 2000 - REVISED SEPTEMBER 2003

recommended operating conditions (see Note 4)

			SN54LVT1	62245A	SN74LVT1	62245A	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		2.7	3.6	2.7	3.6	V
VIH	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
	I Park Lavel and and answered	A port	4	-12		-12	A
ЮН	High-level output current	B port	4	-24		-32	mA
	Law law law and a summer	A port	25	12		12	A
lOL	Low-level output current	B port	0	48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	Q	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CON	SN54L	VT16224	5A	SN74LVT162245A			UNIT		
PA	PARAMETER TEST CONDITIONS		NDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII	
V_{IK}		$V_{CC} = 2.7 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2			-1.2	V	
	A nort	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100 \mu A$	V _{CC} -0.2			V _{CC} -0.2				
	A port	$V_{CC} = 3 V$,	$I_{OH} = -12 \text{ mA}$	2			2				
\/a		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OH} = -100 \mu A$	V _{CC} -0.2			V _{CC} -0.2			V	
VOH	Doort	$V_{CC} = 2.7 \text{ V},$	$I_{OH} = -8 \text{ mA}$	2.4			2.4			V	
	B port	V _{CC} = 3 V	$I_{OH} = -24 \text{ mA}$	2							
		ACC = 2 A	$I_{OH} = -32 \text{ mA}$				2				
	A 20 mt	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V},$	$I_{OL} = 100 \mu A$			0.2			0.2		
	A port	$V_{CC} = 3 V$,	$I_{OL} = 12 \text{ mA}$			0.8			0.8		
		V 27V	$I_{OL} = 100 \mu A$			0.2			0.2		
\/a.		V _{CC} = 2.7 V	I_{OL} = 24 mA			0.5			0.5	\/	
VOL	Doort		I _{OL} = 16 mA			0.4			0.4	V	
	B port		$I_{OL} = 32 \text{ mA}$		Š	0.5			0.5		
		V _{CC} = 3 V	$I_{OL} = 48 \text{ mA}$	0.5		0.55					
			$I_{OL} = 64 \text{ mA}$		Q.				0.55		
	Control innuito	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND		5	±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V	1/0	5	10			10		
lį			V _I = 5.5 V	0%		20			20	μΑ	
	A or B ports‡	V _{CC} = 3.6 V	$V_I = V_{CC}$	Q		5			5		
			V _I = 0			-10			-10		
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V						±100	μΑ	
IOZPU	ı	$\frac{\text{V}_{\text{CC}}}{\text{OE}}$ = 0 to 1.5 V, V _O = 0.5 V to 3 V, $\frac{\text{OE}}{\text{OE}}$ = don't care				±100*			±100	μΑ	
lozpd)	$\frac{\text{V}_{CC}}{\text{OE}}$ = 1.5 V to 0, V _O = 0.5 V to 3 V, $\frac{\text{OE}}{\text{OE}}$ = don't care				±100*			±100	μΑ	
		V _{CC} = 3.6 V,	Outputs high			0.19			0.19		
ICC		$I_{O} = 0$,	Outputs low			5			5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			0.19			0.19	1	
ΔI _{CC} §		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$, One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND				0.3			0.2	mA	
Ci		V _I = 3 V or 0			4			4		pF	
Cio		V _O = 3 V or 0			10			10		pF	

^{*} On products compliant to MIL-PRF-38535, this parameter is not production tested.



[†] All typical values are at V_{CC} = 3.3 V, T_{A} = 25°C. ‡ Unused pins at V_{CC} or GND.

[§] This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

SN54LVT162245A, SN74LVT162245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS714B - FEBRUARY 2000 - REVISED SEPTEMBER 2003


switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

			S	SN54LVT162245A				SN74LVT162245A				
PARAMETER	FROM (INPUT)			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V	
			MIN	MAX	MIN	MAX	MIN	TYP [†]	MAX	MIN	MAX	
t _{PLH}	А	В	1	3.5		4	1	2.3	3.3		3.7	20
t _{PHL}	A	Ь	1	3.5		3.9	1	2.2	3.3		3.5	ns
t _{PLH}	В	^	1	4.3		5.3	1	2.8	4		4.6	
t _{PHL}	ь	Α	1	4.2	N.	4.5	1	2.5	3.4		3.6	ns
^t PZH	ŌE		1	4.8	1/4:	5.9	1	2.8	4.6		5.4	20
t _{PZL}	OE	В	1	4.8	14.	5.5	1	3	4.6		5.2	ns
^t PZH	ŌE	^	1	5.5		7.2	1	3.3	5.3		6.3	20
t _{PZL}	OE	А	1	5.4		6.4	1	3.3	5.1		5.8	ns
^t PHZ	ŌĒ		1.5	5.5		5.8	1.5	3.8	5.2		5.5	
t _{PLZ}	OE	В	1.5	5.5		5.8	1.5	3.5	5.1		5.4	ns
t _{PHZ}	ŌĒ	А	1.5	5.8		6.5	1.5	4	5.6		5.9	ns
t _{PLZ}	OE .	A	1.2	6.3		6.3	1.5	3.8	5.5		5.5	115
tsk(o)									0.5			ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

SCBS714B - FEBRUARY 2000 - REVISED SEPTEMBER 2003

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$, $t_{f} \leq$ 2.5 ns, $t_{f} \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





PACKAGE OPTION ADDENDUM

4-Oct-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74LVT162245ADGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT162245ADGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT162245ADL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT162245ADLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVT162245AGQLR	ACTIVE	VFBGA	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVT162245AGRDR	ACTIVE	LFBGA	GRD	54	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74LVT162245AZQLR	ACTIVE	VFBGA	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74LVT162245AZRDR	ACTIVE	LFBGA	ZRD	54	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



GRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Falls within JEDEC MO-205 variation DD.
- D. This package is tin-lead (SnPb). Refer to the 54 ZRD package (drawing 4204760) for lead-free.



ZRD (R-PBGA-N54)

PLASTIC BALL GRID ARRAY




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Falls within JEDEC MO-205 variation DD.
- D. This package is lead—free. Refer to the 54 GRD package (drawing 4204759) for tin—lead (SnPb).



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265