## 查询SN74LVCC4245ADB供应商 捷多邦,专业PCB打样工厂,24小时**达和子供**VCC4245A OCTAL DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS584F – NOVEMBER 1996 – REVISED AUGUST 1998

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

#### description

This 8-bit (octal) noninverting bus transceiver uses two separate power-supply rails. The A port,  $V_{CCA}$ , is dedicated to accept a 5-V supply level, and the configurable B port, which is designed to track  $V_{CCB}$ , accepts voltages from 3 V to 5 V. This allows for translation from a 3.3-V to a 5-V environment and vice versa.

DB, DW, OR PW PACKAGE (TOP VIEW)								
V <sub>CCA</sub> 1 24 V <sub>CCB</sub> DIR 2 23 NC A1 3 22 OE A2 4 21 B1 A3 5 20 B2 A4 6 19 B3 A5 7 18 B4 A6 8 17 B5 A7 9 16 B6 A8 10 15 B7 GND 11 14 B8 GND 12 13 GND								

NC - No internal connection

The SN74LVCC4245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so the buses are effectively isolated.

The SN74LVCC4245A is characterized for operation from -40°C to 85°C.

	INP	UTS	OPERATION							
	OE	DIR	OPERATION							
	LL		B data to A bus							
5	L	н	A data to B bus							
ŝ	н	Х	Isolation							

#### FUNCTION TABLE




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cisa trademark of Texas Instruments Incorporated.



### SN74LVCC4245A OCTAL DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS584F - NOVEMBER 1996 - REVISED AUGUST 1998

logic diagram (positive logic)



#### To Seven Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CCA</sub> and V <sub>CCB</sub> –0.5 V to 6 V
Input voltage range, V <sub>I</sub> (see Note 1): I/O ports (A port) –0.5 V to V <sub>CCA</sub> + 0.5 V
I/O ports (B port)
Except I/O ports –0.5 V to V <sub>CCA</sub> + 0.5 V
Output voltage range, V <sub>O</sub> (see Note 1): (A port) –0.5 V to V <sub>CCA</sub> + 0.5 V
(B port) –0.5 V to V <sub>CCB</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)–50 mA
Continuous output current, I <sub>O</sub> ±50 mA
Continuous current through V <sub>CCA</sub> , V <sub>CCB</sub> , or GND ±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DB package
DW package
PW package 120°C/W
Storage temperature range, T <sub>stg</sub> –65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. This value is limited to 6 V maximum.

2. The package thermal impedance is calculated in accordance with JESD 51.



# SN74LVCC4245A OCTAL DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS584F – NOVEMBER 1996 – REVISED AUGUST 1998

## recommended operating conditions (see Note 3)

			V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	NOM	MAX	UNIT
VCCA	Supply voltage				4.5	5	5.5	V
VCCB	Supply voltage				2.7	3.3	5.5	V
	High-level input voltage $V_{OB} \le 0.1 \text{ V},  V_{OB} \ge V_{CCB} - 0.1 \text{ V}$		4514	2.7 V	2			
VIHA		4.5 V	3.6 V	2			V	
		5.5 V	5.5 V	2				
	High-level input voltage $V_{OA} \le 0.1 \text{ V},  V_{OA} \ge V_{CCA} - 0.1 \text{ V}$		4.5 V	2.7 V	2			
VIHB		4.5 V	3.6 V	2			V	
		5.5 V	5.5 V	3.85				
	Low-level input voltage $V_{OB} \le 0.1 \text{ V},  V_{OB} \ge V_{CCB} - 0.1 \text{ V}$		4 5 1/	2.7 V			0.8	
VILA		4.5 V	3.6 V			0.8	V	
			5.5 V	5.5 V			0.8	
	Low-level input voltage $V_{OA} \le 0.1 \text{ V},  V_{OA} \ge V_{CCA} - 0.1 \text{ V}$			2.7 V			0.8	
VILB		4.5 V	3.6 V			0.8	V	
		5.5 V	5.5 V			1.65		
VIA	Input voltage				0		VCCA	V
VIB	Input voltage				0		VCCB	V
VOA	Output voltage				0		V <sub>CCA</sub>	V
V <sub>OB</sub>	Output voltage				0		V <sub>CCB</sub>	V
Іона	High-level output current		4.5 V	3 V			-24	mA
ЮНВ	High-level output current		4.5 V	2.7 V to 4.5 V			-24	mA
IOLA	Low-level output current		4.5 V	3 V			24	mA
IOLB	Low-level output current		4.5 V	2.7 V to 4.5 V			24	mA
Т <sub>А</sub>	Operating free-air temperatur	е			-40		85	°C

NOTE 3: All unused inputs of the device must be held at the associated V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



# SN74LVCC4245A OCTAL DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS584F – NOVEMBER 1996 – REVISED AUGUST 1998

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAR	RAMETER	TEST CONDITIONS	VCCA	VCCB	MIN	TYP	MAX	UNIT	
Marrie		I <sub>OH</sub> = -100 μA	4.5 V	3 V	4.4	4.49		v	
VOHA		$I_{OH} = -24 \text{ mA}$	4.5 V	3 V	3.76	4.25		1	
		I <sub>OH</sub> = -100 μA	4.5 V	3 V	2.9	2.99			
		I <sub>OH</sub> = -12 mA	4.5.1	2.7 V	2.2	2.5			
Vaun			4.5 V	3 V	2.46	2.85		V	
VOHB				2.7 V	2.1	2.3			
		$I_{OH} = -24 \text{ mA}$	4.5 V	3 V	2.25	2.65			
				4.5 V	3.76	4.25			
VOLA		I <sub>OL</sub> = 100 μA	4.5 V	3 V			0.1	V	
VOLA		I <sub>OL</sub> = 24 mA	4.5 V	3 V		0.21	0.44	v	
		I <sub>OL</sub> = 100 μA	4.5 V	3 V			0.1		
		I <sub>OL</sub> = 12 mA	4.5 V	2.7 V		0.11	0.44		
VOLB		I <sub>OL</sub> = 24 mA	4.5 V	2.7 V		0.22	0.5	V	
				3 V		0.21	0.44		
				4.5 V		0.18	0.44		
I Control inputs	Control inputs	$V_{I} = V_{CCA}$ or GND	5.5 V	3.6 V		±0.1	±1	μA	
'I	Control inputs		0.0 V	5.5 V		±0.1	±1	μι	
loz†	A or B ports	$V_O = V_{CCA/B}$ or GND, $V_I = V_{IL}$ or $V_{IH}$	5.5 V	3.6 V		±0.5	±5	μΑ	
		$A_n = V_{CC}$ or GND	5.5 V	Open		8	80		
ICCA	B to A	$I_{O(A \text{ port})} = 0$ , $B_n = V_{CCB} \text{ or GND}$ 5.5 V	5.5 V	3.6 V		8	80	μΑ	
		$I_O(A \text{ port}) = 0,$ $B_n = V_{CCB} \text{ or } GND$	0.0 V	5.5 V		8	80		
ICCB	A to B	$A_n = V_{CCA} \text{ or GND}, \qquad I_O (B \text{ port}) = 0$	5.5 V	3.6 V		5	50	μA	
ICCB	A 10 B	$h_{\rm H} = V C C A O O O D, O (B port) = 0$	0.0 V	5.5 V		8	80	μΛ	
	A port	$V_{L}$ = V <sub>CCA</sub> – 2.1 V, Other inputs at V <sub>CCA</sub> or GND, OE at GND and DIR at V <sub>CCA</sub>	5.5 V	5.5 V		1.35	1.5		
∆ICCA <sup>‡</sup>	OE	$V_I = V_{CCA} - 2.1 V$ , Other inputs at $V_{CCA}$ or GND, DIR at $V_{CCA}$ or GND	5.5 V	5.5 V		1	1.5	mA	
	DIR	$\frac{V_{L}}{OE} = V_{CCA} - 2.1 \text{ V}$ , Other inputs at V <sub>CCA</sub> or GND, OE at V <sub>CCA</sub> or GND	5.5 V	3.6 V		1	1.5		
∆ICCB‡	B port	$V_{L}$ = V <sub>CCB</sub> – 0.6 V, Other inputs at V <sub>CCB</sub> or GND, OE at GND and DIR at GND	5.5 V	3.6 V		0.35	0.5	mA	
Ci	Control inputs	$V_{I} = V_{CCA}$ or GND	Open	Open		5		pF	
C <sub>io</sub>	A or B ports	$V_{O} = V_{CCA/B}$ or GND	5 V	3.3 V		11		pF	

<sup>†</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or the associated V<sub>CC</sub>.



## SN74LVCC4245A OCTAL DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS584F – NOVEMBER 1996 – REVISED AUGUST 1998

switching characteristics over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figures 1 through 4)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CCA</sub> = 5 V ± 0.5 V, V <sub>CCB</sub> = 5 V ± 0.5 V		V <sub>CCA</sub> = 5 V ± 0.5 V, V <sub>CCB</sub> = 2.7 V TO 3.6 V		UNIT
			MIN	MAX	MIN	MAX	
<sup>t</sup> PHL	А	В	1	7.1	1	7	
tPLH	A	D	1	1 6	1	7	ns
<sup>t</sup> PHL	В	А	1	6.8	1	6.2	ns
tPLH	D	A	1	6.1	1	5.3	115
tPZL	ŌĒ	А	1	9	1	9	ns
<sup>t</sup> PZH		A	1	8.3	1	8	115
tPZL	ŌĒ	В	1	8.2	1	10	ns
<sup>t</sup> PZH	ÛE	D	1	8.1	1	10.2	115
<sup>t</sup> PLZ		А	1	4.7	1	5.2	
<sup>t</sup> PHZ	OE	A	1	4.9	1	5.2	.2 ns
<sup>t</sup> PLZ	ŌĒ	В	1	5.4	1	5.4	ns
<sup>t</sup> PHZ			1	6.3	1	7.4	115

## operating characteristics, V\_{CCA} = 5 V, V\_{CCB} = 3.3 V, T<sub>A</sub> = 25°C

PARAMETER			TEST C	ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Dower dissipation conscitance per transcriver	Outputs enabled	$C_{1} = 0$	f = 10 MHz	20	ъĘ
	Power dissipation capacitance per transceiver	Outputs disabled	$C_{L} = 0,$		6.5	р⊦



#### SN74LVCC4245A OCTAL DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS584F - NOVEMBER 1996 - REVISED AUGUST 1998



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.


D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# SN74LVCC4245A **OCTAL DUAL-SUPPLY BUS TRANSCEIVER** WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS584F - NOVEMBER 1996 - REVISED AUGUST 1998



NOTES: A. CL includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

#### Figure 2. Load Circuit and Voltage Waveforms



#### SN74LVCC4245A **OCTAL DUAL-SUPPLY BUS TRANSCEIVER** WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS SCAS584F - NOVEMBER 1996 - REVISED AUGUST 1998



NOTES: A. CI includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.


D. The outputs are measured one at a time with one transition per measurement.

Figure 3. Load Circuit and Voltage Waveforms



# SN74LVCC4245A OCTAL DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE OUTPUT VOLTAGE AND 3-STATE OUTPUTS

SCAS584F - NOVEMBER 1996 - REVISED AUGUST 1998



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 4. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated