捷多邦,专业PCB打样工厂,24小时**SNF44以**CH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES063G - DECEMBER 1995 - REVISED JUNE 1998

- Member of the Texas Instruments
 Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Power Off Disables Inputs/Outputs,
 Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE (TOP VIEW)

	_				
1DIR	1	\cup	48	b	10E
1B1	2		47		1A1
1B2			46	b	1A2
GND [4		45	þ	GND
1B3			44	þ	1A3
1B4 [6		43	þ	1A4
v _{cc} [7		42	þ	V_{CC}
1B5 [41		1A5
1B6 [9		40		1A6
GND [10		39		GND
1B7 [11		38		1A7
1B8 [12		37		1A8
2B1	13		36		2A1
2B2	14		35		2A2
GND [15		34		GND
2B3	16		33		2A3
2B4 [17		32		2A4
V _{CC} [18		31		V_{CC}
2B5	19		30		2A5
2B6	20		29		2A6
GND [21				GND
2B7	22		27		2A7
2B8 [26		2A8
2DIR	24		25		20E
	_		_	1	

description

This 16-bit (dual-octal) noninverting bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVCH16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16245A is characterized for operation from –40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






FUNCTION TABLE (each 8-bit section)

INPUTS		OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation


logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	
Input voltage range, V _I : (see Note 1)	
Voltage range applied to any output in the high-impe	edance or power-off state, VO
(see Note 1)	
Voltage range applied to any output in the high or lo	w state, V _O
(see Notes 1 and 2)	
Input clamp current, I _{IK} (V _I < 0)	—50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DG	G package 89°C/W
The state of the s	package 94°C/W
	_65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74LVCH16245A **16-BIT BUS TRANSCEIVER** WITH 3-STATE OUTPUTS SCES063G - DECEMBER 1995 - REVISED JUNE 1998

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
\/00	Supply voltage	Operating	1.65	3.6	V	
VCC	Supply voltage	Data retention only	1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}			
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$		
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ _I	Input voltage		0	5.5	V	
\/ -	Output valta sa	High or low state	0	VCC	V	
VO	Output voltage	3 state	0	5.5	V	
		V _{CC} = 1.65 V		-4		
la	High lovel output ourrent	V _{CC} = 2.3 V		-8	mA	
IOH	High-level output current	$V_{CC} = 2.7 V$		-12		
		V _{CC} = 3 V		-24		
		V _{CC} = 1.65 V		4		
la.	Lour lovel output ourrent	V _{CC} = 2.3 V		8	A	
IOL	Low-level output current	V _{CC} = 2.7 V		12	mA	
		V _{CC} = 3 V		24		
Δt/Δν	Input transition rise or fall rate	<u>-</u>	0	5	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PAI	RAMETER	TEST CONDITIONS	Vcc	MIN	TYP [†]	MAX	UNIT
		I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} -0.2			
	IOH = -100 μA						
\/a		I _{OH} = -8 mA	2.3 V	1.7			V
VOH		lour 12 mA	2.7 V	2.2			V
		IOH 12 IIIA	3 V	2.4			
		I _{OH} = -24 mA	3 V	2.2	1500 ±10 20 20 500		
		I _{OL} = 100 μA	1.65 V to 3.6 V			0.2	
		I _{OL} = 4 mA	1.65 V			0.45	
VOL		I _{OL} = 8 mA	2.3 V			0.7	V
		I _{OL} = 12 mA	2.7 V			0.4	
		I _{OL} = 24 mA	3 V			0.55	
Ц	Control inputs	$V_{I} = 0 \text{ to } 5.5 \text{ V}$	3.6 V			±5	μΑ
		V _I = 0.58 V	1 65 V	‡			
		V _I = 1.07 V	1.00 V	‡			
		V _I = 0.7 V		45			
I _I (hold)	A or B ports	V _I = 1.7 V	2.5 V	^v –45			μΑ
		V _I = 0.8 V	3.1/	75			
		•		- 75			
		$V_{I} = 0 \text{ to } 3.6 \text{ V}$	36 V		0.7 0.4 0.55 ±5		
loff		V_I or $V_O = 5.5 V$	0			±10	μΑ
Ioz¶		$V_0 = 0 \text{ to } 5.5 \text{ V}$	3.6 V			±10	μΑ
1		V _I = V _{CC} or GND	201			20	
ICC		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\text{#}}$ $10 = 0$	3.6 V			20	μΑ
ΔlCC		One input at V _{CC} – 0.6 V, Other inputs at	2.7 V to 3.6 V			500	μΑ
Ci	Control inputs	V _I = V _{CC} or GND	3.3 V		5		pF
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		7.5		pF

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 1.8 V V _{CC} ± 0.15 V ±		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	‡	‡	‡	‡		4.7	1	4	ns
t _{en}	ŌE	A or B	‡	‡	‡	‡		6.7	1.5	5.5	ns
^t dis	ŌĒ	A or B	‡	‡	‡	‡		7.1	1.5	6.6	ns
t _{sk(o)}										1	ns

[‡] This information was not available at the time of publication.

Skew between any two outputs of the same package switching in the same direction



[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. ‡ This information was not available at the time of publication.

[§] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

[¶] For I/O ports, the parameter IOZ includes the input leakage current, but not I_I(hold).

[#] This applies in the disabled state only.

SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS SCES063G - DECEMBER 1995 - REVISED JUNE 1998


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
		CONDITIONS	TYP	TYP	TYP		
Power dissipation capacitance		Outputs enabled	f = 10 MHz	†	†	40	pF
C _{pd}	per transceiver	Outputs disabled	I = IO WIHZ	†	†	4	pr

[†] This information was not available at the time of publication.

ENABLE AND DISABLE TIMES

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 2 ns. $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.


PROPAGATION DELAY TIMES

- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpZL and tpZH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated