捷多邦,专业P**SN54日VCH245A**卯**多N74**LVCH245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCES008F - JULY 1995 - REVISED JUNE 1998

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce)
 < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Power Off Disables Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Package, Ceramic Chip Carriers (FK), and DIPs (J)

SN54LVCH245A . . . J OR W PACKAGE SN74LVCH245A . . . DB, DW, OR PW PACKAGE (TOP VIEW)



SN54LVCH245A ... FK PACKAGE (TOP VIEW)



description

The SN54LVCH245A octal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation and the SN74LVCH245A octal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

These devices are designed for asynchronous communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVCH245A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVCH245A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


FPIC is a trademark of Texas Instruments Incorporated.



FUNCTION TABLE


INP	UTS	OPERATION
OE	DIR	OPERATION
L	L	B data to A bus
L	Н	A data to B bus
Н	X	Isolation

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SCES008F - JULY 1995 - REVISED JUNE 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}	0.5 V to 6.5 V
Input voltage range, V _I : (see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, Vo	
(see Note 1)	0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, VO	
(see Notes 1 and 2)	\dots -0.5 V to V _{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, IO	
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, θ _{JA} (see Note 3): DB package	115°C/W
DW package	
PW package	128°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of $V_{\hbox{CC}}$ is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			SN54LVCH245A		SN74LV	CH245A		
			MIN	MAX	MIN	MAX	UNIT	
\/	Complete and	Operating	2	3.6	1.65	3.6	.,	
VCC	Supply voltage	Data retention only	1.5		1.5		V	
		V _{CC} = 1.65 V to 1.95 V			0.65 × V _{CC}			
V_{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V			1.7		V	
		V _{CC} = 2.7 V to 3.6 V	2		2		1	
		V _{CC} = 1.65 V to 1.95 V				0.35 × V _{CC}		
V_{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V				0.7	V	
		V _{CC} = 2.7 V to 3.6 V		0.8		0.8		
٧ı	Input voltage	·	0	5.5	0	5.5	V	
.,	Output voltage	High or low state	0	VCC	0	VCC	V	
VO		3 state	0	5.5	0	5.5	V	
		V _{CC} = 1.65 V				-4		
1	High level cutout current	V _{CC} = 2.3 V				-8	mA	
ЮН	High-level output current	V _{CC} = 2.7 V		-12		-12		
		VCC = 3 V		-24		-24		
		V _{CC} = 1.65 V				4		
1	Low lovel output ourrent	V _{CC} = 2.3 V				8	mA	
lOL	Low-level output current	V _{CC} = 2.7 V		12		12		
		V _{CC} = 3 V		24		24		
Δt/Δν	Input transition rise or fall rate		0	10	0	10	ns/V	
TA	Operating free-air temperature		– 55	125	-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SN54LVCH245A, SN74LVCH245A **OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS**

SCES008F - JULY 1995 - REVISED JUNE 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54	SN54LVCH245A			VCH245	Α	UNIT	
PAI	RAMETER	TEST CONDITIONS	v _{CC}	MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNII	
		I _{OH} = -100 μA	1.65 V to 3.6 V				V _{CC} -0.2				
		ΙΟΗ = -100 μΑ	2.7 V to 3.6 V	V _{CC} -0.2							
		I _{OH} = -4 mA	1.65 V				1.2				
Vон		I _{OH} = –8 mA	2.3 V				1.7			V	
		I _{OH} = -12 mA	2.7 V	2.2			2.2				
		IOH = -12 IIIA	3 V	2.4			2.4				
		I _{OH} = -24 mA	3 V	2.2			2.2				
		lo. – 100 u A	1.65 V to 3.6 V						0.2		
		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2					
\/-·		I _{OL} = 4 mA	1.65 V						0.45	.,	
VOL		I _{OL} = 8 mA	2.3 V						0.7 V		
		I _{OL} = 12 mA	2.7 V			0.4			0.4		
		I _{OL} = 24 mA	3 V			0.55			0.55		
l _l	Control inputs	V _I = 0 to 5.5 V	3.6 V			±5			±5	μΑ	
l _{off}	_	V _I or V _O = 5.5 V	0						±10	μА	
		V _I = 0.58 V	4.05.1/				‡				
		V _I = 1.07 V	1.65 V				‡				
		V _I = 0.7 V	0.01/		-		45			μΑ	
I _{I(hold)}		V _I = 1.7 V	2.3 V		-		-45				
		V _I = 0.8 V	0.17	75			75				
		V _I = 2 V	3 V	-75			-75				
		V _I = 0 to 3.6 V§	36 V			±500			±500		
loz¶		V _O = 0 to 5.5 V	3.6 V			±15			±10	μΑ	
		V _I = V _{CC} or GND	0.01/		-	10		-	10		
ICC		$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{\text{#}}$ $I_{\text{O}} = 0$	3.6 V		-	10		-	10	μΑ	
ΔICC		One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500			500	μΑ	
Ci	Control inputs	$V_I = V_{CC}$ or GND	3.3 V		4	12		4		pF	
C _{io}	A or B ports	$V_O = V_{CC}$ or GND	3.3 V		5.5	12		5.5		pF	

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. ‡ This information was not available at the time of publication. § This is the bus-hold maximum dynamic current required to switch the input from one state to another.

[¶] For I/O ports, the parameter I_{OZ} includes the input leakage current.

[#] This applies in the disabled state only.

SN54LVCH245A, SN74LVCH245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES008F - JULY 1995 - REVISED JUNE 1998

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			SN54L			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.7 V	V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN MAX	MIN	MAX	
t _{pd}	A or B	B or A	8	1	7	ns
^t en	ŌĒ	A or B	9.5	1	8.5	ns
^t dis	ŌĒ	A or B	8.5	1	7.5	ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

			SN74LVCH245A								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =		V _{CC} =	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} =	3.3 V 3 V	UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	A or B	B or A	†	†	†	†		7.3	1.5	6.3	ns
t _{en}	ŌĒ	A or B	†	†	†	†		9.5	1.5	8.5	ns
^t dis	ŌĒ	A or B	†	†	†	†		8.5	1.7	7.5	ns
t _{sk(o)} ‡										1	ns

[†] This information was not available at the time of publication.


operating characteristics, $T_A = 25^{\circ}C$

PARAMETER			TEST CONDITIONS	V _{CC} = 1.8 V ± 0.15 V	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			CONDITIONS	TYP	TYP	TYP	
Power dissipation capacitance		Outputs enabled	f = 10 MHz	†	†	47	pF
Cpd per transceiver	per transceiver	Outputs disabled	1 = 10 MH2	†	†	2	рг

[†]This information was not available at the time of publication.

[‡] Skew between any two outputs of the same package switching in the same direction

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

ENABLE AND DISABLE TIMES

- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.


PROPAGATION DELAY TIMES

- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

SCES008F - JULY 1995 - REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2 ns. $t_f \leq$ 2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCES008F - JULY 1995 - REVISED JUNE 1998

PARAMETER MEASUREMENT INFORMATION V_{CC} = 2.7 V AND 3.3 V \pm 0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 2.5 ns. $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. tpLH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated