#### 查询SN54LVTH245A供应商

anced BiCMOS Signa for 2.2 V 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS130P – MAY 1992 – REVISED APRIL 1999 SN54LVTH245A ... J OR W PACKAGE SN74LVTH245A ... J OR W PACKAGE

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- I<sub>off</sub> and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

VTH245A DB, DW, OR PW PACKAGE (TOP VIEW)										
	1	20								
A1 [	2	19	] OE							
A2 [	3	18	] B1							
A3 [	4	17	] B2							
A4 [	5	16	] B3							
A5 [	6	15	] B4							
A6 [	7	14	] B5							
A7 [	8	13	] B6							
A8 [	9	12	] B7							
GND [	10	11	] B8							

捷多邦,专业PS和54LVTH245ApSN74LVTH245A

## SN54LVTH245A ... FK PACKAGE (TOP VIEW)

	ş	A2	A1	DIR	Vcc	Ю			
43 44 45 46 47	4   5   6   7   8		2 10		12	1 1 1 1 1	8 7 6 5 4	B1 B2 B3 B4 B5	
	2	A8	GND	B8	B7	BG	19		

#### description

These octal bus transceivers are designed specifically for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed for asynchronous communication between data buses. They transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the devices so the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hot-insertion applications using I<sub>off</sub> and power-up 3-state. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

The SN54LVTH245A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH245A is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




Copyright © 1999, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other production processing does not necessarily include testing of all parameters.

## SN54LVTH245A, SN74LVTH245A **3.3-V ABT OCTAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCBS130P - MAY 1992 - REVISED APRIL 1999


FUNCTION TABLE								
INP	UTS	OPERATION						
OE	DIR	OPERATION						
L	L	B data to A bus						
L	Н	A data to B bus						
н	Х	Isolation						

## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### logic diagram (positive logic)



**To Seven Other Channels** 



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> 0.5 V to 4.6 V Input voltage range, V <sub>I</sub> (see Note 1)0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, V <sub>O</sub> (see Note 1)
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)0.5 V to V <sub>CC</sub> + 0.5 V
Current into any output in the low state, I <sub>O</sub> : SN54LVTH245A
SN74LVTH245A
Current into any output in the high state, I <sub>O</sub> (see Note 2): SN54LVTH245A
SN74LVTH245A
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)
Output clamp current, $I_{OK}$ ( $V_O < 0$ )
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DB package
DW package
PW package
Storage temperature range, T <sub>stg</sub>

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			SN54LVT	SN54LVTH245A		SN74LVTH245A	
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage	2.7	3.6	2.7	3.6	V	
VIH	High-level input voltage	2		2		V	
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage		5.5		5.5	V	
IOH	High-level output current		-24		-32	mA	
I <sub>OL</sub>	Low-level output current		48		64	mA	
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔVCC	Power-up ramp rate		200		200		μs/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



#### SN54LVTH245A, SN74LVTH245A **3.3-V ABT OCTAL BUS TRANSCEIVERS** WITH 3-STATE OUTPUTS SCBS130P - MAY 1992 - REVISED APRIL 1999

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			4LVTH2	45A	SN7				
		IESICO	UNDITIONS	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
		V <sub>CC</sub> = 2.7 V,	lı = –18 mA			-1.2			-1.2	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0	.2		V <sub>CC</sub> -0	.2			
		V <sub>CC</sub> = 2.7 V,	I <sub>OH</sub> = -8 mA 2.4			2.4			V		
VOH			I <sub>OH</sub> = -24 mA	2						v	
		V <sub>CC</sub> = 3 V	I <sub>OH</sub> = -32 mA				2				
		V <sub>CC</sub> = 2.7 V	I <sub>OL</sub> = 100 μA			0.2			0.2		
		$v_{CC} = 2.7 v$	I <sub>OL</sub> = 24 mA			0.5			0.5		
Val			I <sub>OL</sub> = 16 mA			0.4			0.4	V	
VOL		$V_{CC} = 3 V$	I <sub>OL</sub> = 32 mA			0.5			0.5	v	
		VCC = 3 V	I <sub>OL</sub> = 48 mA			0.55					
			I <sub>OL</sub> = 64 mA						0.55		
II A or B ports <sup>‡</sup>	Control inputo	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC} \text{ or } GND$			±1			±1	μΑ	
	Control inputs	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10			10		
	A or B ports‡	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V			20			20		
			$V_{I} = V_{CC}$			1			1		
			$V_{I} = 0$			-5			-5		
loff		$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 4.5 \text{ V}$						±100	μA	
		V <sub>CC</sub> = 3 V	V <sub>I</sub> = 0.8 V	75			75				
	A or B ports		V <sub>I</sub> = 2 V	-75			-75			μA	
l(hold)		V <sub>CC</sub> = 3.6 V§,	$V_I = 0$ to 3.6 V						500 -750	00	
IOZPU		$\frac{V_{CC}}{OE} = 0$ to 1.5 V, V <sub>O</sub> = OE = don't care	0.5 V to 3 V,			±100*			±100	μA	
IOZPD		$\frac{V_{CC}}{OE} = 1.5 \text{ V to } 0, \text{ V}_{O} = 0.5 \text{ V to } 3 \text{ V},$ $\overline{OE} = \text{don't care}$				±100*			±100	μA	
$I_{CC}$ $I_{O} = 0,$		V <sub>CC</sub> = 3.6 V,	Outputs high			0.19			0.19		
		$I_{O} = 0,$	Outputs low		5		5		mA		
		VI = V <sub>CC</sub> or GND Outputs disabled			0.19 0			0.19			
∆ICC¶		$V_{CC}$ = 3 V to 3.6 V, One input at $V_{CC}$ – 0.6 V, Other inputs at $V_{CC}$ or GND				0.2			0.2	mA	
Ci		V <sub>I</sub> = 3 V or 0			4			4		pF	
C <sub>io</sub>		V <sub>O</sub> = 3 V or 0			9			9		pF	

\* On products compliant to MIL-PRF-38535, this parameter is not production tested. † All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

<sup>‡</sup> Unused terminals are at V<sub>CC</sub> or GND.

§ This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

 $\P$  This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



#### SN54LVTH245A, SN74LVTH245A 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS130P - MAY 1992 - REVISED APRIL 1999

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


		TO (OUTPUT)	SN54LVTH245A				SN74LVTH245A						
PARAMETER	FROM (INPUT)		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V			V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	MAX		
<sup>t</sup> PLH	A or B	A or P	B or A	0.7	3.7		4.2	1.2	2.3	3.5		4	ns
<sup>t</sup> PHL		BUR	0.7	3.7		4.2	1.2	2.1	3.5		4	115	
<sup>t</sup> PZH	OE	A or B	1.2	5.7		7.4	1.3	3.2	5.5		7.1	200	
<sup>t</sup> PZL	OE	AUB	1.6	5.7		6.8	1.7	3.4	5.5		6.5	ns	
<sup>t</sup> PHZ	ŌĒ	A or B	1.8	6.2		6.8	2.2	3.5	5.9		6.5	ns	
<sup>t</sup> PLZ		AUB	1.8	5.3		5.5	2.2	3.4	5		5.1	115	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> =  $25^{\circ}$ C.



## SN54LVTH245A, SN74LVTH245A 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS130P – MAY 1992 – REVISED APRIL 1999



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  2.5 ns. t<sub>f</sub>  $\leq$  2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated