查询SN54S195供应商

SDLS076

- Synchronous Parallel Load
- Positive-Edge-Triggered Clocking
- Parallel Inputs and Outputs from Each Flip-Flop
- **Direct Overriding Clear**
- J and K Inputs to First Stage
- Complementary Outputs from Last Stage
- For Use in High Performance: Accumulators/Processors Serial-to-Parallel, Parallel-to-Serial Converters

description

These 4-bit registers feature parallel inputs, parallel outputs, J-K serial inputs, shift/load (SH/LD) control input, and a direct overriding clear. All inputs are buffered to lower the input drive requirements. The register has two modes of operation:

Parallel (broadside) load Shift (in the direction QA toward QD)

Parallel loading is accomplished by applying the four bits of data and taking SH/LD low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when SH/LD is high. Serial data for this mode is entered at the J- \overline{K} inputs. These inputs permit the first stage to perform as a J-K, D-, or T-type flip-flop as shown in the function table.

The high-performance 'S195, with a 105-megahertz typical maximum shift-frequency, is particularly attractive for very-high-speed data processing systems. In most cases existing systems can be upgraded merely by using this Schottky-clamped shift register.

FUNCTION TABLE

INPUTS											OUTPUTS										
	LEAR	SHIFT/				-	-		-												
	LEAH	LOAD	CLOCK	J	ĸ	A	B	С	D	QA	a ₈	QC	QO	QD.							
	2	X	X	x	x	x	х	х	X	L	L	L	L	н							
	н	L	t	х	х	a	ь	с	d	а	ь	с	d	đ							
	н	н	L	х	X	x	х	х	х	QAO	Q 80	a _{co}	a _{D0}	ā _{D0}							
	н	н	1	L	н	X	x	х	×	a _{A0}	a _{A0}	o _{Bn}	a _{Cn}	ā _{Cn}							
	н	н	1	L	L	х	х	х	х	L	\mathbf{Q}_{An}	QBn	O _{Cn}	āçn							
	н	н	Ť	н	н	х	х	х	х	н	Ω _{An}	QBn	QCn	ā _{Cn}							
	н	н	t	н	L	х	х	х	х	ā _{An}	Q _{An}	QBn	Ω _{Cn}	ācn							

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not increasarily include testing of all parameters.

sc.com



捷多邦,专业PCB打样工厂,24小时加急出货


MARCH 1974-REVISED MARCH 1988

SN54195, SN54LS195A, SN54S195 . . . J OR W PACKAGE SN74195 ... N PACKAGE SN74LS195A, SN74S195 . . . D OR N PACKAGE

(TOP VIEW) CLR 1 U16 VCC 15 QA JΓ 2 к 🛛 з 14 🗋 QB 13 0 QC A 🗖 4 B 🗍 s 12 0 QD СПе 11 0 0D D 🛛 7 10 CLK 9 🗍 SH/LD GND 8

SN54LS195, SN54S195 ... FK PACKAGE





NC No internal connection

ТҮРЕ	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
ʻ195	39 MHz	195 mW
'LS195A	39 MHz	70 mW
'\$195	105 MHz	350 mW



- H = high level (steady state)
- L = low level (steady state)

a_{An}, a_{Bn}, a_{Cn}


- X = irrelevant (any input, including transitions)
- † = transition from IOW to high level
- a, b, c, d = the level of steady-state input at A, B, C, or D, respectively
- $Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0}$ = the level of Q_A, Q_B, Q_C . or QD, respectively, before the indicated steady-

		Mare		nput	201	1011	ions
		were	esta	blish	ed		
÷	the	level	of	α _Α ,	α ₈ ,	or	QC.

respectively, before the mostrecent transition of the clock




SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS



POST OFFICE BOX 655012 + DALLAS, TEXAS 75265


SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS



typical clear, shift, and load sequences

 † These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers are for D, J, N, and W packages.

SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS



schematics of inputs and outputs



SN54195, SN74195 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .		 7 V
input voltage		 5.5 V
Operating free-air temperature range:	SN54195	
	SN74195	 0°C to 70°C
Storage temperature range		 - 65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN5419	5				
		MIN	NOM	MAX	MIN	NOM	MAX	TINU
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-800			-800	μA
Low-level output current, IOL					ļ	_	16	mA
Clock frequency, fclock	0		30	0		30	MHz	
Wighth of clock input pulse, tw(clock)	16			16			пъ	
Width of clear input pulse, tw(clear)		12			12		i	ns
	Shift/load	25			25			
Setup time, t _{SU} (see Figure 1)	Serial and parallel data	20			20			ns
	Clear inactive-state	25			25			
hift/load release time, t _{release} (see Figure 1)				10		·	10	n\$
rial and parallel data hold time, th (see Figure 1)		0			0			ns
ating free-air temperature, TA		55	· · ·	125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]	MIN	ТҮРТ	MAX	UNIT
ViH	High-level input voltage		2			Í v
VIL	Low-level input voltage				0,8	V
VIK	Input clamp voltage	V _{CC} = MIN, I _I = -12 mA			-1.5	V V
vон	High-level Output vOltage	V _{CC} = MIN, V ₁ H = 2 V, V _{1L} = 0.8 V, I _{OH} = -800 μA	2.4	3.4		v
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4	v
4	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 5.5 V			1	mΑ
Чн	High-level input current	V _{CC} = MAX, V ₁ = 2.4 V			40	μA
111	Low-level input current	VCC = MAX. VI = 0.4 V			-1.6	mA
lac	Short-circuit output current §	SN5419	5 -20		-57	-
los		VCC = MAX SN7419	5 - 18		-57	mA
1CC	Supply current	VCC = MAX, See Note 2		39	63	mA

 † For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

‡All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

\$ Not more than one output should be shorted at a time,

NOTE 2: With all outputs open, shift/load grounded, and 4.5 V applied to the J, K, and data inputs, I_{CC} is measured by applying a momentary ground, followed by 4.5 V, to clear and then applying a momentary ground, followed by 4.5 V, to clock.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax Maximum clock frequency	- C _I = 15 pF,	30	39		MHz
tpHL Propagation delay time, high-to-low-level output from clear	$= \frac{C_{L} - 15 \mu F_{L}}{R_{L} = 400 \Omega_{L}}$		19	30	די.
tPLH Propagation delay time, low-to-high-level output from clock	See Figure 1		14	22	ns
tPHL Propagation delay time, high-to-low-level output from clock	Jee Figure 1		17	26	ns



SN54LS195A, SN74LS195A **4-BIT PARALLEL-ACCESS SHIFT REGISTERS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)				•			•					7	7 V 1
Input voltage													
Operating free-air temperature range:	SN54LS195A											-55°C to 125	i°C
	SN74LS195A			,		. ,		-				. 0°C to 70	°С
Storage temperature range				-	-					•		-65°C to 150	۴C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SI	154LS1	95A	SM	LINUT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5,5	4.75	5	5.25	V
High-level output current, IOH		1		-400	1		-400	μA
Low-level output current, IOL		1		4	1		8	mA
Clock frequency, fclock	0		30	0		30	MHz	
Width of clock or clear pulse, tw(clock)	16			16			ns	
Width of clear input pulse, tw(clear)		12			12			ns
	Shift/load	25			25			
Setup time, t _{su} (see Figure 1)	Serial and parallel data	15			15			ns
	Clear inactive-state	25			25			
Shift/load release time, t _{release} (see Figure 1)			10			20	∩\$	
rial and parallel data hold time, t _h (see Figure 1)		0			0			ns
Operating free-air temperature, TA	ting free-air temperature, T _A				0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[SN	54LS19	5A	SN	5A	UNIT	
	PARAMETER			7169 .	MIN	TYP [‡]	MAX	MIN	ŦΎΡ‡	MAX	
VIH	High-level input voltage				2			2		_	V
VIL	Low-level input voltage						0.7			0.8	V
Viк	Input clamp voltage	Vcc = MIN,	lj = –18 mA				-1.5			-1.5	V
∨он	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	VIH = 2 V, IOH = -400	μA	2.5	3.4		2,7	3.4		v .
		VCC = MIN,	$V_{IH} = 2 V$,	IOL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	Low-level output voltage	VIL = VIL max		IOL = 8 mA	1				0.35	0.5	
ų	Input current at maximum input voltage	V _{CC} = MAX,	V(= 7 V				0.1			0.1	mA
46	High-level input current	VCC = MAX,	VI = 2.7 V				20			20	μA
μL	Low-level input current	VCC = MAX,	V _I = 0.4 V		1		-0.4			-0.4	mА
los	Short-circuit output current§	V _{CC} = MAX			-20		-100	-20		-100	mА
lec	Supply current	VCC = MAX,			14	21		14	21	mΑ	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. [‡]All typical values are at V_{CC} - 5 V, T_A = 25 C. [§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second, NOTE 2: With all outputs open, shift/load grounded, and 4.5 V applied to the J. K, and data inputs, ICC is measured by applying a momentary ground, followed by 4.5 V, to clear and then applying a momentary ground, followed by 4.5 V, to clock.

switching characteristics, VCC = 5 V, TA = 25° C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Imax Meximum clock frequency	C_ = 15 pF,	30	39		MHz
tpHL Propagation delay time, high-to-low-level output from clear	$= \frac{C_{L} = 75 \mu r}{R_{L} = 2 k\Omega_{c}}$	-	19	30	лs
tpLH Propagation delay time, low-to-high-level output from clock	See Figure 1		14	22	ns
TPHL Propagation delay time, high-to-low-level output from clock	Ser igure r		17	26	ns



SN54S195, SN74S195 **4-BIT PARALLEL-ACCESS SHIFT REGISTERS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)																	7 V	
Input voltage																		
Operating free-air temperature range:	SN54S195		-		-			•		•		•	-	55°	°C t	o 1	125°C	
	SN74S195																	
Storage temperature range											-		~	65°	°C t	0 1	1 50° C	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	· · · · ·	SN54S195			SN74S195			1
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH		1		-1			-1	mA
Low-level output current, IOL		1		20			20	mA
Clock frequency, fclock		0		70	0		70	MHz
Width of clock input puise, tw(clock)		7			7			ns
Width of clear input pulse, tw(clear)		12	ů.		12			ns
	Shift/load	11			11			[
Setup time, t _{su} (see Figure 1)	Serial and parallel data	5			5			ns
	Clear inactive-state	9			9			
Shift/load release time, trelease (see Figure 1)		1		2			6	ns
Serial and parallel data hold time, th (see Figure 1)		3			3			ns
Operating free-air temperature, TA		55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER TEST CONDITIONS ¹		st	MIN	TYP‡	MAX	UNIT		
VIH	High-level input voltage				2			V
VIL	Low-level input voltage						0.8	V
Vik	Input clamp voltage	Vcc = MIN,	lj =18 mA				-1.2	V
∨он	High-level output voltage	V _{CC} = MIN,	VIH = 2 V,	SN54S195	2.5	3.4		
		V _{IL} = 0.8 V,	lон = −1 mA	SN74S195	2.7	3.4		+ v
VOL	Low-level output voltage	V _{CC} = MIN,	V _{IH} ≠ 2 V,				0.5	
		VIL = 0.8 V,	¹ OL = 20 mA				0.5	v .
t _l	Input current at maximum input voltage	V _{CC} - MAX,	V1 = 5.5 V				1	mA
ЧН	High-level input current	Vcc = MAX,	V ₁ = 2.7 V			_	50	μA
1 _L	Low-level input current	VCC = MAX.	V _I = 0.5 V				-2	mΑ
los	Short-circuit output current §	V _{CC} = MAX			-40		-100	mА
lcc	Supply current	V _{CC} = MAX,	See Note 2	SN54S195		70	99	mΑ
				SN74S195		70	109	

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. $\frac{1}{2}$ All typical values are at V_{CC} ~ 5 V, T_A ~ 25°C. §Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open, shift/load grounded, and 4.5 V applied to the J, \overline{K} , and data inputs, I_{CC} is measured by applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, to clear, and then applying a momentary ground, followed by 4.5 V, the clear of the second se


switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax Maximum clock frequency	C _l = 15 pF,	70	105		MHz
TPHL Propagation delay time, high-to-low-level output from clear			12.5	18.5	ns
tPLH Propagation delay time, low-to-high-level output from clock	See Figure 1		8	12	ns
tPHL Propagation delay time, high-to-low-level output from clock			11	16.5	N\$




SN54195, SN54LS195A, SN54S195, SN74195, SN74LS195A, SN74S195 **4-BIT PARALLEL-ACCESS SHIFT REGISTERS**

PARAMETER MEASUREMENT INFORMATION



LOAD FOR OUTPUT UNDER TEST



- NOTES: A. The clock pulse generator has the following characteristics: $Z_{out} \approx 50 \ \Omega$ and PRR ≤ 1 MHz. For '195, $t_r \leq 7$ ns and $t_f \leq 7$ ns, For 'LS195A, $t_r \leq 15$ ns and $t_f \leq 6$ ns. For 'S195, $t_r = 2.5$ ns and $t_f = 2.5$ ns. When testing t_{max} , vary the clock PRR.
 - B. C₁ includes probe and jig capacitance.
 C. All diodes are 1N3064 or equivalent.
 - D. A clear pulse is applied prior to each test.
 - E. For '195 and 'S195, V_{ret} 1.5 V; for 'LS195A, V_{ret} = 1.3 V.

 - F. Propagation delay times (tpLH and tpHL) are measured at t_{n+1} . Proper shifting of data is verified at t_{n+4} with a functional test. G. J and K inputs are tested the same as data A, B, C, and D inputs except that shift/load input remains high.
 - H. $t_n = bit time before clocking transition.$ t_{n+1} = bit time after one clocking transition. t_{n+4} = bit time after four clocking transitions.

FIGURE 1-SWITCHING TIMES



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated