#### 查询SN75ALS173供应商

### 捷多邦,专业PCB打样工厂,24小时加急出SN75ALS173 QUADRUPLE DIFFERENTIAL LINE RECEIVER

SLLS132C - SEPTEMBER 1991 - REVISED MAY 1995

- Meets or Exceeds the Requirements of ANSI EIA/TIA-422-B, EIA/TIA-423-B, and **RS-485**
- Meets or Exceeds the Requirements of ITU Recommendations V.10, V.11, X.26, and X.27
- **Designed for Multipoint Bus Transmission** on Long Bus Lines in Noisy Environments
- **3-State Outputs**
- Common-Mode Input Voltage Range of -12 V to 12 V
- . Input Sensitivity ... ±200 mV
- Input Hysteresis . . . 50 mV Typ .
- High Input Impedance . . . 12 k $\Omega$  Min
- **Operates From Single 5-V Supply**
- Low Supply-Current Requirement 27 mA Max



<sup>†</sup> The NS package is only available left-end taped and reeled (order device SN75ALS173 NSLE).

### description

The SN75ALS173 is a monolithic quadruple differential line receiver with 3-state outputs. It is designed to meet the requirements of ANSI Standards EIA/TIA-422-B, EIA/TIA-423-B, RS-485, and several ITU recommendations. Advanced low-power Schottky technology provides high speed without the usual power penalty. The four receivers have an ORed pair of enables in common. Either G high or  $\overline{G}$  low enables all of the receivers. The device features high input impedance, input hysteresis for increased noise immunity, and input sensitivity of  $\pm 200$  mV over a common-mode input voltage range of -12 V to 12 V. WW.DZSC

The SN75ALS173 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each receiver)						
DIFFERENTIAL	ENA	BLES	OUTPUT			
A - B	G	G	Y			
	н	Х	Н			
$V_{ID} \ge 0.2 V$	Х	L	Н			
–0.2 V < V <sub>I</sub> < 0.2 V	н	Х	?			
-0.2 V < VID < 0.2 V	Х	L	?			
V <sub>□</sub> ≤ −0.2 V	н	Х				
v D ≤ −0.2 v	Х	L	L			
Х	L	Н	Z			
Open Circuit	н	Х	Н			
Open Circuit	Х	L	н			



H = high level, L = low level, ? = indeterminate,

X = irrelevant, Z = high impedance (off)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS132C – SEPTEMBER 1991 – REVISED MAY 1995


#### logic symbol<sup>†</sup>





<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

### schematics of inputs and outputs





SLLS132C - SEPTEMBER 1991 - REVISED MAY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1)	
Differential input voltage, VID (see Note 2)	±14 V
Enable input voltage, V <sub>1</sub>	
Low-level output current, I <sub>OL</sub>	50 mA
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential input voltage, are with respect to network ground terminal.
  - 2. Differential input voltage is measured at the noninverting input with respect to the corresponding inverting input.

### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING		
N	1150 mW	9.2 mW/°C	736 mW		
NS	625 mW	5.0 mW/°C	400 mW		

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Common-mode input voltage, VIC				±12	V
Differential input voltage, VID				±12	V
High-level input voltage, VIH	G, <del>G</del>	2			V
Low-level input voltage, VIL	G, <del>G</del>			0.8	V
High-level output current, IOH				-400	μA
Low-level output current, IOL				8	mA
Operating free-air temperature, TA		0		70	°C



SLLS132C - SEPTEMBER 1991 - REVISED MAY 1995

# electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted) (see Note 3)

	PARAMETER		TE	ST CONDITIONS		MIN	TYP†	MAX	UNIT
VIT+	Positive-going input threshold voltage							200	mV
$V_{IT-}$	Negative-going input threshold voltage					-200‡			mV
V <sub>hys</sub>	Hysteresis voltage (VIT+-VIT-)						50		mV
٧ıĸ	Input clamp voltage	G, <u>G</u>	l <sub>l</sub> = – 18 mA					-1.5	V
VOH	High-level output voltage		V <sub>ID</sub> = 200 mV,	$I_{OH} = -400 \ \mu A$ ,	See Figure 1	2.7			V
VOL	Low-level output voltage		$V_{ID} = -200 \text{ mV},$	I <sub>OL</sub> = 8 mA,	See Figure 1			0.45	V
loz	Z High-impedance-state output current		$V_{O} = 0.4 V \text{ to } 2.4$	4 V				±20	μΑ
1.			Other input at 0 \	1	V <sub>I</sub> = 12 V			1	mA
Ч	Line input current	_	Other input at 0 v	/	$V_{I} = -7 V$			-0.8	шА
Ιн	High-level input current	G, <u>G</u>	V <sub>IH</sub> = 2.7 V					20	μΑ
Ι <sub>ΙL</sub>	Low-level input current	G, <u>G</u>	V <sub>IL</sub> = 0.4 V					-100	μΑ
ri	Input resistance					12			kΩ
los	Short-circuit output current		See Note 4			-15		-85	mA
1	Icc Supply current (total package)		No load,	Outputs enabled			16	24	
1 CC			No load,	Outputs disabled			18	27	mA

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.

<sup>‡</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for threshold voltage levels only.

NOTES: 3. Refer to ANSI Standard RS-485 for exact conditions.

4. The duration of the short circuit should not cause the maximum package power dissipation to be exceeded.

### switching characteristics, V<sub>CC</sub> = 5 V, C<sub>L</sub> = 15 pF, T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	$V_{ID} = -2.5 V$ to 2.5 V,	9	18	27	ns
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	See Figure 2	9	18	27	ns
<sup>t</sup> PZH	Output enable time to high level	See Figure 3	4	12	18	ns
tpzl	Output enable time to low level	See Figure 4	6	13	21	ns
<sup>t</sup> PHZ	Output disable time from high level	See Figure 3	10	21	27	ns
<sup>t</sup> PLZ	Output disable time from low level	See Figure 4	8	15	25	ns

### PARAMETER MEASUREMENT INFORMATION





Figure 1. V<sub>OH</sub>, V<sub>OL</sub>



SLLS132C - SEPTEMBER 1991 - REVISED MAY 1995




#### PARAMETER MEASUREMENT INFORMATION

Figure 3. Test Circuit and Voltage Waveforms

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_{f} \le 6$  ns,  $t_{f} \le 6$  ns,  $Z_{O} = 50 \Omega$ .
  - B. CL includes probe and jig capacitance.
  - C. All diodes are 1N916 or equivalent.
  - D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .



SLLS132C - SEPTEMBER 1991 - REVISED MAY 1995



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, duty cycle = 50%,  $t_{f} \le 6$  ns,  $t_{f} \le 6$  ns,  $Z_{O} = 50 \Omega$ .
  - B.  $\dot{C}_L$  includes probe and jig capacitance.
  - C. All diodes are 1N916 or equivalent.
  - D. To test the active-low enable  $\overline{G}$ , ground G and apply an inverted input waveform to  $\overline{G}$ .

#### Figure 4. Test Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated