4-Bit Transparent Latch/4-to-16 Line Decoder

WWW.DZSC.COM

The MC14514B and MC14515B are two output options of a 4 to 16 line decoder with latched inputs. The MC14514B (output active high option) presents a logical "1" at the selected output, whereas the MC14515B (output active low option) presents a logical "0" at the selected output. The latches are R–S type flip–flops which hold the last input data presented prior to the strobe transition from "1" to "0". These high and low options of a 4–bit latch/4 to 16 line decoder are constructed with N–channel and P–channel enhancement mode devices in a single monolithic structure. The latches are R–S type flip–flops and data is admitted upon a signal incident at the strobe input, decoded, and presented at the output.

These complementary circuits find primary use in decoding applications where low power dissipation and/or high noise immunity is desired.

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range

(
Symbol	Parameter	Value	Unit				
VDD	DC Supply Voltage	– 0.5 to + 18.0	V				
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	0.5 to V _{DD} + 0.5	V				
l _{in} , l _{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA				
PD	Power Dissipation, per Package†	500	mW				
T _{stg}	Storage Temperature	– 65 to + 1 <mark>50</mark>	°C				
TL	Lead Temperature (8–Second Soldering)	260	°C				

MAXIMUM RATINGS* (Voltages Referenced to VSS)

* Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Derating:

Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C Ceramic "L" Packages: – 12 mW/°C From 100°C To 125°C







MC14514B

DECODE TRUTH TABLE (Strobe = 1)*



X = Don't Care *Strobe = 0, Data is latched



(Voltages Referenced to V	ss
i	(Voltages Referenced to V

			Vnn	- 5	5°C	25°C		125°C			
Characteristic		Symbol	Vdc	Min	Max	Min	Тур #	Max	Min	Max	Unit
Output Voltage "0" Vin = VDD or 0	" Level	V _{OL}	5.0 10 15		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
"1" V _{in} = 0 or V _{DD}	" Level	VOH	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage "0" $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	" Level	VIL	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
	" Level	VIH	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
$\begin{array}{l} \mbox{Output Drive Current} \\ (V_{OH} = 2.5 \ Vdc) \\ (V_{OH} = 4.6 \ Vdc) \\ (V_{OH} = 9.5 \ Vdc) \\ (V_{OH} = 13.5 \ Vdc) \end{array}$	Source	ЮН	5.0 5.0 10 15	- 1.2 - 0.25 - 0.62 - 1.8	 	- 1.0 - 0.2 - 0.5 - 1.5	- 1.7 - 0.36 - 0.9 - 3.5	 	- 0.7 - 0.14 - 0.35 - 1.1	 	mAdc
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc)	Sink	lOL	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mAdc
Input Current		l _{in}	15	—	± 0.1	—	±0.00001	± 0.1	—	± 1.0	μAdc
Input Capacitance (V _{in} = 0)		C _{in}		—	—	-	5.0	7.5	—	—	pF
Quiescent Current (Per Package)		IDD	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs buffers switching)	s, all	ΙΤL	5.0 10 15			$I_T = (1)$ $I_T = (2)$ $I_T = (4)$	35 μΑ/kHz) 70 μΑ/kHz) 05 μΑ/kHz)	f + IDD f + IDD f + IDD f + IDD			μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

** The formulas given are for the typical characteristics only at 25 $^\circ\text{C}.$

 $\ensuremath{^+\text{To}}$ calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$

where: I_T is in μ A (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.002.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

			All Types			
Characteristic	Symbol	V _{DD}	Min	Тур #	Max	Unit
Output Rise Time $t_{TLH} = (3.0 \text{ ns/pF}) \text{ CL} + 30 \text{ ns}$ $t_{TLH} = (1.5 \text{ ns/pF}) \text{ CL} + 15 \text{ ns}$ $t_{TLH} = (1.1 \text{ ns/pF}) \text{ CL} + 10 \text{ ns}$	^t TLH	5.0 10 15		180 90 65	360 180 130	ns
Output Fall Time t _{THL} = (1.5 ns/pF) C _L + 25 ns t _{THL} = (0.75 ns/pF) C _L + 12.5 ns t _{THL} = (0.55 ns/pF) C _L + 9.5 ns	tτΗL	5.0 10 15		100 50 40	200 100 80	ns
Propagation Delay Time; Data, Strobe to S tpLH, tpHL = (1.7 ns/pF) CL + 465 ns tpLH, tpHL = (0.86 ns/pF) CL + 192 ns tpLH, tpHL = (0.5 ns/pF) CL + 125 ns	^t PLH, ^t PHL	5.0 10 15		550 225 150	1100 450 300	ns
Inhibit Propagation Delay Times t_{PLH} , $t_{PHL} = (1.7 \text{ ns/pF}) \text{ CL} + 315 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.66 \text{ ns/pF}) \text{ CL} + 117 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.5 \text{ ns/pF}) \text{ CL} + 75 \text{ ns}$	^t PLH, ^t PHL	5.0 10 15		400 150 100	800 300 200	ns
Setup Time Data to Strobe	t _{su}	5.0 10 15	250 100 75	125 50 38		ns
Hold Time Strobe to Data	th	5.0 10 15	- 20 0 10	- 100 - 40 - 30		ns
Strobe Pulse Width	tWH	5.0 10 15	350 100 75	175 50 38	 	ns

SWITCHING CHARACTERISTICS* (CL = 50 pF, TA = 25° C)

* The formulas given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.









Figure 2. Dynamic Power Dissipation Test Circuit and Waveform



Figure 3. Switching Time Test Circuit and Waveforms

st [1•	24	D VDD				
D1 [2	23	і імн				
D2 [3	22	D D4				
S7 [4	21] D3				
S6 [5	20	S 10				
S5 [6	19] S11				
S4 [7	18	D S8				
S3 [8	17] S9				
S1 [9	16] S14				
S2 [10	15] S15				
S0 [11	14	S 12				
v _{ss} E	12	13	S 13				

PIN ASSIGNMENT



LOGIC DIAGRAM

COMPLEX DATA ROUTING

Two MC14512 eight–channel data selectors are used here with the MC14514B four–bit latch/decoder to effect a complex data routing system. A total of 16 inputs from data registers are selected and transferred via a 3–state data bus to a data distributor for rearrangement and entry into 16 output registers. In this way sequential data can be re–routed or intermixed according to patterns determined by data select and distribution inputs.

Data is placed into the routing scheme via the eight inputs on both MC14512 data selectors. One register is assigned to each input. The signals on A0, A1, and A2 choose one of eight inputs for transfer out to the 3–state data bus. A fourth signal, labelled Dis, disables one of the MC14512 selectors, assuring transfer of data from only one register.

In addition to a choice of input registers, 1 thru 16, the rate of transfer of the sequential information can also be varied. That is, if the MC14512 were addressed at a rate that is eight times faster then the shift frequency of the input registers, the most significant bit (MSB) from each register could be selected for transfer to the data bus. Therefore, all of the most significant bits from all of the registers can be transferred to the data bus before the next most significant bit is presented for transfer by the input registers.

Information from the 3-state bus is redistributed by the MC14514B four-bit latch/decoder. Using the four-bit address, D1 thru D4, the information on the inhibit line can be transferred to the addressed output line to the desired output registers, A thru P. This distribution of data bits to the output registers can be made in many complex patterns. For example, all of the most significant bits from the input registers can be routed into output register A, all of the next most significant bits into register B, etc. In this way horizontal, vertical, or other methods of data slicing can be implemented.



DATA ROUTING SYSTEM

OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and its are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

