查询MAX5354供应商

19-1167; Rev 1; 2/97

捷多邦,专业PCB打样工厂,24小时加急出货

10-Bit Voltage-Output DACs in 8-Pin µMAX

General Description

The MAX5354/MAX5355 combine a low-power, voltageoutput, 10-bit digital-to-analog converter (DAC) and a precision output amplifier in an 8-pin µMAX or DIP package. The MAX5354 operates from a single +5V supply, and the MAX5355 operates from a single +3.3V supply. Both devices draw less than 280µA of supply current.

The output amplifier's inverting input is available to the user, allowing specific gain configurations, remote sensing, and high output current capability. This makes the MAX5354/MAX5355 ideal for a wide range of applications, including industrial process control. Other features include a software shutdown and power-on reset.

The serial interface is compatible with SPI™/QSPI™ and Microwire[™]. The DAC has a double-buffered input, organized as an input register followed by a DAC register. A 16-bit serial word loads data into the input register. The DAC register can be updated independently or simultaneously with the input register. All logic inputs are TTL/CMOS-logic compatible and buffered with Schmitt triggers to allow direct interfacing to optocouplers.

Applications

FB OUT

Digital Offset and Gain Adjustment

Industrial Process Controls

Microprocessor-Controlled Systems

Portable Test Instruments

Remote Industrial Controls

VDD

DAC

REGISTER

INPUT

REGISTER

16-BIT

SHIFT

REGISTER


GND

CONTROL

CS

DIN

SCLK



MIXIM

MAX5354

MAX5355

RFF

DAC

Features

MAX5354/MAX5355

- 10-Bit DAC with Configurable Output Amplifier
- +5V Single-Supply Operation (MAX5354) +3.3V Single-Supply Operation (MAX5355)
- Low Supply Current: 0.28mA Normal Operation 2µA Shutdown Mode
- Available in 8-Pin µMAX
- Power-On Reset Clears DAC Output to Zero
- SPI/QSPI and Microwire Compatible
- Schmitt-Trigger Digital Inputs for Direct **Optocoupler Interface**
- +3.3V MAX5355 Directly Interfaces with +5V Logic


Ordering Information

PART*	TEMP. RANGE	PIN-PACKAGE
MAX5354CPA	0°C to +70°C	8 Plastic DIP
MAX5354CUA	0°C to +70°C	8 µMAX
MAX5354EPA	-40°C to +85°C	8 Plastic DIP
MAX5354EUA	-40°C to +85°C	8 µMAX
MAX5354MJA	-55°C to +125°C	8 CERDIP**

Ordering Information continued at end of data sheet.

*Contact factory for availability of 8-pin SO package. Contact factory for availability and processing to MIL-STD-883.

Pin Configuration



SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp

Maxim Integrated Products 1

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND	0.3V to +6V
REF, OUT, FB to GND0.3V	to (V _{DD} + 0.3V)
Digital Inputs to GND	0.3V to +6V
Continuous Current into Any Pin	±20mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
Plastic DIP (derate 9.09mW/°C above +70°C)	727mW
µMAX (derate 4.10mW/°C above +70°C)	330mW
CERDIP (derate 8.00mW/°C above +70°C)	640mW

Operating Temperature Ranges	
MAX5354C_A/MAX5355C_A	0°C to +70°C
MAX5354E_A/MAX5355E_A	40°C to +85°C
MAX5354MJA/MAX5355MJA	55°C to +125°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s	sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS: MAX5354

 $(V_{DD} = +5V \pm 10\%, GND = 0V, REF = 2.5V, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN}$ to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C. Output buffer connected in unity-gain configuration (Figure 8).)

PARAMETER SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE—AN	ALOG SECT	ION				•
Resolution	Ν		10			Bits
Integral Nonlinearity	INL	MAX5354C/E			±1	LSB
(Note 1)	INL	MAX5354M			±2	LSD
Differential Nonlinearity	DNL	Guaranteed monotonic			±1.0	LSB
Offset Error	Vos			±0.3	±8	mV
Offset-Error Tempco	TCVos			6		ppm/°C
Gain Error (Note 1)	GE			-0.3	±2	LSB
Gain-Error Tempco				1		ppm/°C
Power-Supply Rejection Ratio	PSRR	$4.5V \le V_{DD} \le 5.5V$			800	μV/V
REFERENCE INPUT						
Reference Input Range	VREF		0		Vdd - 1.4	V
Reference Input Resistance	R _{REF}	Code dependent, minimum at code 1550 hex	18	30		kΩ
MULTIPLYING-MODE PERFOR	RMANCE					
Reference -3dB Bandwidth		$V_{REF} = 0.67 V_{P-p}$		650		kHz
Reference Feedthrough		Input code = all 0s, V _{REF} = 3.6Vp-p at 1kHz		-84		dB
Signal-to-Noise Plus Distortion Ratio	SINAD	V _{REF} = 1Vp-p at 25kHz, code = full scale		77		dB
DIGITAL INPUTS	1					1
Input High Voltage	VIH		2.4			V
Input Low Voltage	VIL				0.8	V
Input Leakage Current	I _{IN}	$V_{IN} = 0V \text{ or } V_{DD}$		0.001	±0.5	μA
Input Capacitance	CIN			8		pF

ELECTRICAL CHARACTERISTICS: MAX5354 (continued)

 $(V_{DD} = +5V \pm 10\%, GND = 0V, REF = 2.5V, R_L = 5k\Omega, C_L = 100pF, T_A = T_{MIN}$ to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C. Output buffer connected in unity-gain configuration (Figure 8).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE	1	I	l			1
Voltage Output Slew Rate	SR			0.6		V/µs
Output Settling Time		To $\pm 1/2$ LSB, V _{STEP} = 2.5V		10		μs
Output Voltage Swing		Rail-to-rail (Note 2)		0 to V _{DD}		V
Current into FB				0.001	±0.1	μA
Start-Up Time				20		μs
Digital Feedthrough		$\overline{\text{CS}} = \text{V}_{\text{DD}}, \text{ DIN} = 100 \text{kHz}$		5		nV-s
POWER SUPPLIES	1	I	l			1
Supply Voltage	V _{DD}		4.5		5.5	V
Supply Current	IDD	(Note 3)		0.28	0.4	mA
Supply Current in Shutdown		(Note 3)		4	20	μA
Reference Current in Shutdown				0.001	±0.5	μA
TIMING CHARACTERISTICS (Fi	gure 6)		·			
SCLK Clock Period	tcp		100			ns
SCLK Pulse Width High	tсн		40			ns
SCLK Pulse Width Low	t _{CL}		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tсsн		0			ns
DIN Setup Time	t _{DS}		40			ns
DIN Hold Time	tdн		0			ns
SCLK Rise to CS Fall Delay	t _{CS0}		40			ns
$\overline{\text{CS}}$ Rise to SCLK Rise Hold Time	tCS1		40			ns
CS Pulse Width High	tcsw		100			ns

Note 1: Guaranteed from code 3 to code 1023 in unity-gain configuration.

Note 2: Accuracy is better than 1LSB for $V_{OUT} = 8mV$ to V_{DD} - 100mV, guaranteed by a power-supply rejection test at the end points.

Note 3: $R_L = \infty$, digital inputs at GND or V_{DD}.

ELECTRICAL CHARACTERISTICS: MAX5355

 $(V_{DD} = +3.15V \text{ to } +3.6V, \text{REF} = 1.25V, \text{GND} = 0V, \text{R}_{L} = 5k\Omega, \text{C}_{L} = 100\text{p}\text{F}, \text{T}_{A} = \text{T}_{MIN} \text{ to } \text{T}_{MAX}$, unless otherwise noted. Typical values are at T_A = +25°C. Output buffer connected in unity-gain configuration (Figure 8).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE—AN	ALOG SECT	ION				
Resolution	N		10			Bits
Integral Nonlinearity	INL	MAX5355C/E			±1	LSB
(Note 4)		MAX5355M			±2	LSD
Differential Nonlinearity	DNL	Guaranteed monotonic			±1.0	LSB
Offset Error	Vos			±0.3	±8	mV
Offset-Error Tempco	TCVOS			6		ppm/°C
Gain Error (Note 4)	GE			-0.3	±2	LSB
Gain-Error Tempco				1		ppm/°C
Power-Supply Rejection Ratio	PSRR				800	μV/V
REFERENCE INPUT						
Reference Input Range	VREF		0	,	Vdd - 1.4	V
Reference Input Resistance	R _{REF}	Code dependent, minimum at code 1550 hex	18	30		kΩ
MULTIPLYING-MODE PERFOR	RMANCE (V	DD = +3.3V				
Reference -3dB Bandwidth		V _{REF} = 0.67Vp-p		650		kHz
Reference Feedthrough		Input code = all 0s, V _{REF} = 1.9Vp-p at 1kHz		-84		dB
Signal-to-Noise Plus	SINAD				dB	
Distortion Ratio	SINAD	$V_{REF} = 1Vp-p \text{ at } 25kHz, \text{ code} = \text{full scale}$ 72				UD
DIGITAL INPUTS						
Input High Voltage	VIH		2.4			V
Input Low Voltage	VIL				0.6	V
Input Leakage Current	l _{IN}	$V_{IN} = 0V \text{ or } V_{DD}$		0.001	±0.5	μA
Input Capacitance	CIN			8		pF
DYNAMIC PERFORMANCE	-					
Voltage Output Slew Rate	SR			0.6		V/µs
Output Settling Time		To $\pm 1/2$ LSB, V _{STEP} = 1.25V		10		μs
Output Voltage Swing		Rail-to-rail (Note 5)		0 to V _{DE})	V
Current into FB				0.001	±0.1	μA
Start-Up Time				20		μs
Digital Feedthrough		$\overline{\text{CS}} = \text{V}_{\text{DD}}, \text{DIN} = 100 \text{kHz}$		5		nV-s
POWER SUPPLIES	1	1				1
Supply Voltage	V _{DD}		3.15		3.6	V
Supply Current	IDD	(Note 6)			0.4	mA
Supply Current in Shutdown		(Note 6)		1.6	10	μΑ
Reference Current in Shutdown				0.001	±0.5	μΑ

ELECTRICAL CHARACTERISTICS: MAX5355 (continued)


 $(V_{DD} = +3.15V \text{ to } +3.6V, \text{REF} = 1.25V, \text{GND} = 0V, \text{R}_{L} = 5k\Omega, \text{C}_{L} = 100\text{pF}, \text{T}_{A} = T_{MIN} \text{ to } T_{MAX}$, unless otherwise noted. Typical values are at T_{A} = +25°C. Output buffer connected in unity-gain configuration (Figure 8).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERISTICS (Fig	gure 6)					
SCLK Clock Period	tCP		100			ns
SCLK Pulse Width High	tсн		40			ns
SCLK Pulse Width Low	tcl		40			ns
CS Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Rise to $\overline{\text{CS}}$ Rise Hold Time	tcsh		0			ns
DIN Setup Time	t _{DS}		40			ns
DIN Hold Time	tDH		0			ns
SCLK Rise to CS Fall Delay	t _{CS0}		40			ns
CS Rise to SCLK Rise Hold Time	t _{CS1}		40			ns
CS Pulse Width High	tcsw		100			ns

Note 4: Guaranteed from code 6 to code 1023 in unity-gain configuration.

Note 5: Accuracy is better than 1LSB for V_{OUT} = 8mV to V_{DD} - 150mV, guaranteed by a power-supply rejection test at the end points.

Note 6: $R_L = \infty$, digital inputs at GND or V_{DD} .



ΝΛΧΙΛΝ


MAX5354/MAX5355

6


Typical Operating Characteristics (continued)


(MAX5354 only, V_DD = +5V, R_L = 5k Ω , C_L = 100pF, T_A = +25°C, unless otherwise noted.)

MAX5354 (continued)




10µs/div





DYNAMIC RESPONSE

GAIN = +2, SWITCHING FROM CODE 0 TO 1005



M/IXI/M

PIN	NAME	FUNCTION
1	OUT	DAC Output Voltage
2	CS	Chip-Select Input. Active low.
3	DIN	Serial-Data Input
4	SCLK	Serial-Clock Input
5	FB	DAC Output Amplifier Feedback
6	REF	Reference Voltage Input
7	GND	Ground
8	V _{DD}	Positive Power Supply

_Pin Description

Detailed Description

The MAX5354/MAX5355 contain a voltage-output digital-to-analog converter (DAC) that is easily addressed using a simple 3-wire serial interface. Each IC includes a 16-bit shift register, and has a double-buffered input composed of an input register and a DAC register (see *Functional Diagram*). In addition to the voltage output, the amplifier's negative input is available to the user.

The DAC is an inverted R-2R ladder network that converts a digital input (10 data bits plus three sub-bits) into an equivalent analog output voltage in proportion to the applied reference voltage. Figure 1 shows a simplified circuit diagram of the DAC.

Reference Inputs

The reference input accepts positive DC and AC signals. The voltage at the reference input sets the full-scale output voltage for the DAC. The reference input voltage range is 0V to ($V_{DD} - 1.4V$). The output voltage (V_{OUT}) is represented by a digitally programmable voltage source, as expressed in the following equation:

VOUT = (VREF x NB / 1024) x Gain

where NB is the numeric value of the DAC's binary input code (0 to 1023), V_{REF} is the reference voltage, and Gain is the externally set voltage gain.

The impedance at the reference input is code dependent, ranging from a low value of $18k\Omega$ when the DAC has an input code of 1550 hex, to a high value exceeding several giga ohms (leakage currents) with an input code of 0000 hex. Because the input impedance at the reference pin is code dependent, load regulation of the reference source is important.




Figure 1. Simplified DAC Circuit Diagram

In shutdown mode, the MAX5354/MAX5355's REF input enters a high-impedance state with a typical input leakage current of $0.001 \mu A$.

The reference input capacitance is also code dependent and typically ranges from 15pF (with an input code of all 0s) to 50pF (at full scale).

The MAX873 +2.5V reference is recommended for use with the MAX5354.

Output Amplifier

The MAX5354/MAX5355's DAC output is internally buffered by a precision amplifier with a typical slew rate of 0.6V/µs. Access to the output amplifier's inverting input provides the user greater flexibility in output gain setting/signal conditioning (see the *Applications Information* section).

With a full-scale transition at the MAX5354/MAX5355 output, the typical settling time to $\pm 1/2$ LSB is 10µs when loaded with 5k Ω in parallel with 100pF (loads less than 2k Ω degrade performance).

The amplifier's output dynamic responses and settling performances are shown in the *Typical Operating Characteristics*.

Shutdown Mode

The MAX5354/MAX5355 feature a software-programmable shutdown that reduces supply current to a typical value of 4μ A. Writing 111X XXXX XXXX XXXX as the inputcontrol word puts the device in shutdown mode (Table 1).





In shutdown mode, the amplifier's output and the reference input enter a high-impedance state. The serial interface remains active. Data in the input register is retained in shutdown, allowing the MAX5354/MAX5355 to recall the output state prior to entering shutdown. Exit shutdown mode by either recalling the previous configuration or updating the DAC with new data. When powering up the device or bringing it out of shutdown, allow 20µs for the outputs to stabilize.

Serial-Interface Configurations

The MAX5354/MAX5355's 3-wire serial interface is compatible with both Microwire[™] (Figure 2) and SPI[™]/QSPI[™] (Figure 3). The serial input word consists of three control bits followed by 10+3 data bits (MSB first), as shown in Figure 4. The 3-bit control code determines the MAX5354/MAX5355's response outlined in Table 1.

The MAX5354/MAX5355's digital inputs are double buffered. Depending on the command issued through the serial interface, the input register can be loaded without affecting the DAC register, the DAC register can be loaded directly, or the DAC register can be updated from the input register (Table 1).

The +3.3V MAX5355 can also directly interface with +5V logic.

Serial-Interface Description

The MAX5354/MAX5355 require 16 bits of serial data. Table 1 lists the serial-interface programming commands. For certain commands, the 10+3 data bits are "don't cares." Data is sent MSB first and can be sent in two 8-bit packets or one 16-bit word (\overline{CS} must remain low until 16 bits are transferred). The serial data is composed of three control bits (C2, C1, C0), followed by the 10+3 data bits D9...D0, S2, S1, S0 (Figure 4). Set the sub-bits (S2, S1, S0) to zero. The 3-bit control code determines:

- the register to be updated,
- the configuration when exiting shutdown.

Figure 5 shows the serial-interface timing requirements. The chip-select pin $\overline{(CS)}$ must be low to enable the DAC's serial interface. When \overline{CS} is high, the interface control circuitry is disabled. \overline{CS} must go low at least tCSS before the rising serial clock (SCLK) edge to properly clock in the first bit. When \overline{CS} is low, data is clocked into the internal shift register via the serial-data input pin (DIN) on SCLK's rising edge. The maximum guaranteed clock frequency is 10MHz. Data is latched into the MAX5354/MAX5355 input/DAC register on \overline{CS} 's rising edge.




Figure 2. Connections for Microwire




Figure 3. Connections for SPI/QSPI

MSE	3		LSB
-		<u> </u>	6 Bits of Serial Data
	Control Bits		Data Bits MSBLSB Sub-Bits
C2	C1	C0	D9D0, S2, S1, S0
-	3 Control Bits	->	◄ 10+3 Data Bits →

Figure 4. Serial-Data Format

		16	BIT SERIAL WORD		
C2	C1	C0	D9D0 MSB LSB	S2S0	FUNCTION
Х	0	0	10 bits of data	000	Load input register; DAC register immediately updated (also exit shutdown).
Х	0	1	10 bits of data	000	Load input register; DAC register unchanged.
Х	1	0	xxxxxxxxxx	XXX	Update DAC register from input register (also exit shutdown; recall previous state).
1	1	1	XXXXXXXXXX	XXX	Shutdown
0	1	1	XXXXXXXXXX	XXX	No operation (NOP)

Table 1. Serial-Interface Programming Commands

"X" = Don't care




Figure 5. Serial-Interface Timing Diagram




Figure 6. Detailed Serial-Interface Timing Diagram



11

MAX5354/MAX5355






Figure 7. Multiple MAX5354/MAX5355s Sharing Common DIN and SCLK Lines

Figure 7 shows a method of connecting several MAX5354/MAX5355s. In this configuration, the clock and the data bus are common to all devices, and separate chip-select lines are used for each IC.

_Applications Information

Unipolar Output

For a unipolar output, the output voltage and the reference input have the same polarity. Figure 8 shows the MAX5354/MAX5355 unipolar output circuit, which is also the typical operating circuit. Table 2 lists the unipolar output codes.

Figure 9 illustrates a rail-to-rail output configuration. This circuit shows the MAX5354 with the output amplifier configured for a closed-loop gain of +2, to provide a 0V to 5V full-scale range when a 2.5V reference is used. When the MAX5355 is used with a 1.25V reference, this circuit provides a 0V to 2.5V full-scale range.

Bipolar Output

The MAX5354/MAX5355 output can be configured for bipolar operation using Figure 10's circuit, according to the following equation:

VOUT = VREF [(2NB / 1024) - 1]

where NB is the numeric value of the DAC's binary input code. Table 3 shows digital codes (offset binary) and corresponding output voltage for Figure 10's circuit.

Table 2. Unipolar Code Table

	-		
DAC C MSB	ONTEN	ITS LSB	ANALOG OUTPUT
11 1111	1111	(000)	$+V_{REF}\left(\frac{1023}{1024}\right)$
10 0000	0001	(000)	$+V_{\text{REF}}\left(\frac{513}{1024}\right)$
10 0000	0000	(000)	$+V_{\text{REF}}\left(\frac{512}{1024}\right) = \frac{+V_{\text{REF}}}{2}$
01 1111	1111	(000)	$+V_{\text{REF}}\left(\frac{511}{1024}\right)$
00 0000	0001	(000)	$+V_{\text{REF}}\left(\frac{1}{1024}\right)$
00 0000	0000	(000)	0V

NOTE: () are for sub-bits.

Using an AC Reference

In applications where the reference has AC-signal components, the MAX5354/MAX5355 have multiplying capability within the reference input range specifications. Figure 11 shows a technique for applying a sinewave signal to the reference input where the AC signal is offset before being applied to REF. The reference voltage must never be more negative than GND.



Table 3. Bipolar Code Table

DAC CONTENTS MSB LSB	ANALOG OUTPUT
11 1111 1111 (000)	$+V_{\text{REF}}\left(\frac{511}{512}\right)$
10 0000 0001 (000)	$+V_{REF}\left(\frac{1}{512}\right)$
10 0000 0000 (000)	OV
01 1111 1111 (000)	$-V_{\text{REF}}\left(\frac{1}{512}\right)$
00 0000 0001 (000)	$-V_{REF}\left(\frac{511}{512}\right)$
00 0000 0000 (000)	$-V_{\text{REF}}\left(\frac{512}{512}\right) = -V_{\text{REF}}$

The MAX5354's total harmonic distortion plus noise (THD+N) is typically less than -77dB (full-scale code), and the MAX5355's THD+N is typically less than -72dB (full-scale code), given a 1Vp-p signal swing and input frequencies up to 25kHz. The typical -3dB frequency is 650kHz for both devices, as shown in the *Typical Operating Characteristics* graphs.

Digitally Programmable Current Source

The circuit of Figure 12 places an NPN transistor (2N3904 or similar) within the op-amp feedback loop to implement a digitally programmable, unidirectional current source. The output current is calculated with the following equation:

$I_{OUT} = (V_{REF}/R) \times (NB/1024)$

where NB is the numeric value of the DAC's binary input code and R is the sense resistor shown in Figure 12.

NOTE: () are for sub-bits.




Figure 8. Unipolar Output Circuit




Figure 9. Unipolar Rail-to-Rail Output Circuit




Figure 10. Bipolar Output Circuit




Figure 12. Digitally Programmable Current Source

Power-Supply Considerations

On power-up, the input and DAC registers are cleared (set to zero code).

For rated MAX5354/MAX5355 performance, REF must be at least 1.4V below VDD. Bypass VDD with a 4.7 μ F capacitor in parallel with a 0.1 μ F capacitor to GND. Use short lead lengths and place the bypass capacitors as close to the supply pins as possible.




Figure 11. AC Reference Input Circuit

Grounding and Layout Considerations

Digital or AC transient signals on GND can create noise at the analog output. Tie GND to the highest-quality ground available.

Good printed circuit board ground layout minimizes crosstalk between the DAC output, reference input, and digital input. Reduce crosstalk by keeping analog lines away from digital lines. Wire-wrapped boards are not recommended.

_Ordering Information (continued)

PART*	TEMP. RANGE	PIN-PACKAGE
MAX5355CPA	0°C to +70°C	8 Plastic DIP
MAX5355CUA	0°C to +70°C	8 µMAX
MAX5355EPA	-40°C to +85°C	8 Plastic DIP
MAX5355EUA	-40°C to +85°C	8 µMAX
MAX5355MJA	-55°C to +125°C	8 CERDIP**


*Contact factory for availability of 8-pin SO package.

** Contact factory for availability and processing to MIL-STD-883.


_Chip Information

TRANSISTOR COUNT: 1677

Package Information



M/X/W



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

___Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600

16