



**HIGH-SPEED 64K x 8
SYNCHRONOUS
DUAL-PORT STATIC RAM**


**PRELIMINARY
IDT709089S/L**

Features:

- ◆ True Dual-Ported memory cells which allow simultaneous access of the same memory location
- ◆ High-speed clock to data access
 - Commercial: 9/12/15ns (max.)
- ◆ Low-power operation
 - IDT709089S
Active: 950mW (typ.)
Standby: 5mW (typ.)
 - IDT709089L
Active: 950mW (typ.)
Standby: 1mW (typ.)
- ◆ Flow-Through or Pipelined output mode on either port via the FT/PIPE pin
- ◆ Counter enable and reset features
- ◆ Dual chip enables allow for depth expansion without additional logic

- ◆ Full synchronous operation on both ports
 - 4ns setup to clock and 1ns hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 9ns clock to data out in the Pipelined output mode
 - Self-timed write allows fast cycle time
 - 15ns cycle time, 66MHz operation in the Pipelined output mode
- ◆ TTL-compatible, single 5V (±10%) power supply
- ◆ Industrial temperature range (-40°C to +85°C) is available for selected speeds
- ◆ Available in 100-pin Thin Quad Flatpack (TQFP) package

Functional Block Diagram



3242 drw 01




Description:

The IDT709089 is a high-speed 64K x 8 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709089 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{CE0}$ and $CE1$, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 950mW of power.

Pin Configuration^(1,2,3)



NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. Package body is approximately 14mm x 14mm x 1.4mm.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names
\overline{CE}_{0L} , CE _{1L}	\overline{CE}_{0R} , CE _{1R}	Chip Enables
R/ \overline{W} _L	R/ \overline{W} _R	Read/Write Enable
\overline{OE}_L	\overline{OE}_R	Output Enable
A _{0L} - A _{15L}	A _{0R} - A _{15R}	Address
I/O _{0L} - I/O _{7L}	I/O _{0R} - I/O _{7R}	Data Input/Output
CLK _L	CLK _R	Clock
\overline{ADS}_L	\overline{ADS}_R	Address Strobe
\overline{CNTEN}_L	\overline{CNTEN}_R	Counter Enable
\overline{CNTRST}_L	\overline{CNTRST}_R	Counter Reset
$\overline{FT}/PIPE_L$	$\overline{FT}/PIPE_R$	Flow-Through/Pipeline
VCC		Power
GND		Ground

3242 tbl 01

Truth Table I— Read/Write and Enable Control^(1,2,3)

\overline{OE}	CLK	\overline{CE}_0	CE ₁	R/ \overline{W}	I/O ₀₋₇	Mode
X	↑	H	X	X	High-Z	Deselected
X	↑	X	L	X	High-Z	Deselected
X	↑	L	H	L	D _{IN}	Write
L	↑	L	H	H	D _{OUT}	Read
H	X	L	H	X	High-Z	Outputs Disabled

3242 tbl 02

NOTES:

- "H" = V_{IH}, "L" = V_{IL}, "X" = Don't Care.
- \overline{ADS} , \overline{CNTEN} , \overline{CNTRST} = X.
- \overline{OE} is an asynchronous input signal.

Truth Table II—Address Counter Control^(1,2)

Address	Previous Address	CLK	\overline{ADS}	\overline{CNTEN}	\overline{CNTRST}	I/O ⁽⁶⁾	Mode
X	X	↑	H	H	L	D _{VO(0)}	Counter Reset to Address 0
A _n	X	↑	L ⁽⁴⁾	H	H	D _{VO(n)}	External Address Utilized
X	A _n	↑	H	H	H	D _{VO(n)}	External Address Blocked—Counter Disabled
X	A _n	↑	H	L ⁽⁵⁾	H	D _{VO(n+1)}	Counter Enable—Internal Address Generation

3242 tbl 03

NOTES:

- "H" = V_{IH}, "L" = V_{IL}, "X" = Don't Care.
- \overline{CE}_0 and \overline{OE} = V_{IL}; CE₁ and R/ \overline{W} = V_{IH}.
- Outputs configured in Flow-Through Output mode; if outputs are in Pipelined mode the data out will be delayed by one cycle.
- \overline{ADS} is independent of all other signals including \overline{CE}_0 and CE₁.
- The address counter advances if \overline{CNTEN} = V_{IL} on the rising edge of CLK, regardless of all other signals including \overline{CE}_0 and CE₁.

Recommended Operating Temperature and Supply Voltage^(1,2)

Grade	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%

3242 tbl 04

NOTES:

1. This is the parameter T_A.
2. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0 ⁽¹⁾	V
V _{IL}	Input Low Voltage	-0.5 ⁽²⁾	—	0.8	V

3242 tbl 05

NOTES:

1. V_{TERM} must not exceed V_{CC} + 10%.
2. V_{IL} ≥ -1.5V for pulse width less than 10ns.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
V _{TERM} ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

3242 tbl 06

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{TERM} must not exceed V_{CC} + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of V_{TERM} ≥ V_{CC} + 10%.

Capacitance⁽¹⁾

(T_A = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 3dV	9	pF
C _{OUT} ⁽³⁾	Output Capacitance	V _{OUT} = 3dV	10	pF

3242 tbl 07

NOTES:

1. These parameters are determined by device characterization, but are not production tested.
2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
3. C_{OUT} also references C_{I/O}.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{CC} = 5.0V \pm 10\%$)

Symbol	Parameter	Test Conditions	709089S/L		Unit
			Min.	Max.	
$ I_{L} $	Input Leakage Current ⁽¹⁾	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	—	10	μA
$ I_{O} $	Output Leakage Current	$\overline{CE}_0 = V_{IH} \text{ or } CE_1 = V_{IL}, V_{OUT} = 0V \text{ to } V_{CC}$	—	10	μA
V_{OL}	Output Low Voltage	$I_{OL} = +4mA$	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4mA$	2.4	—	V

3242 tbl 08

NOTE:

- At $V_{CC} \leq 2.0V$ input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(6,7) ($V_{CC} = 5V \pm 10\%$)

Symbol	Parameter	Test Condition	Version	709089X9 Com'l Only		709089X12 Com'l Only		709089X15 Com'l Only		Unit	
				Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.		
I _{CC}	Dynamic Operating Current (Both Ports Active)	$\overline{CE}_L \text{ and } \overline{CE}_R = V_{IL}$ Outputs Open $f = f_{MAX}^{(1)}$	COM'L	S	210	390	200	345	190	325	mA
			L	L	210	350	200	305	190	285	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CE}_L = \overline{CE}_R = V_{IH}$ $f = f_{MAX}^{(1)}$	COM'L	S	50	135	50	100	50	110	mA
			L	L	50	115	50	90	50	90	
ISB2	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}^*A = V_{IL}$ and $\overline{CE}^*B = V_{IH}^{(3)}$ Active Port Outputs Open, $f = f_{MAX}^{(1)}$	COM'L	S	140	270	130	230	120	220	mA
			L	L	140	240	130	200	120	190	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports \overline{CE}_R and $\overline{CE}_L \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(2)}$	COM'L	S	1.0	15	1.0	15	1.0	15	mA
			L	L	0.2	5	0.2	5	0.2	5	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}^*A \leq 0.2V$ and $\overline{CE}^*B \geq V_{CC} - 0.2V^{(6)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, \text{ Active Port Outputs Open, } f = f_{MAX}^{(1)}$	COM'L	S	130	245	120	205	110	195	mA
			L	L	130	225	120	185	110	175	
			IND	S	—	—	—	—	—	—	
			L	L	—	—	—	—	—	—	

3242 tbl 09

NOTES:

- At $f = f_{MAX}$, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of $1/t_{cvc}$, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- $f = 0$ means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- $V_{CC} = 5V, T_A = 25^\circ C$ for Typ, and are not production tested. $I_{CC} dc(f=0) = 150mA$ (Typ).
- $\overline{CE}_X = V_{IL}$ means $\overline{CE}_{0X} = V_{IL}$ and $CE_{1X} = V_{IH}$
 $\overline{CE}_X = V_{IH}$ means $\overline{CE}_{0X} = V_{IH}$ or $CE_{1X} = V_{IL}$
 $\overline{CE}_X \leq 0.2V$ means $\overline{CE}_{0X} \leq 0.2V$ and $CE_{1X} \geq V_{CC} - 0.2V$
 $\overline{CE}_X \geq V_{CC} - 0.2V$ means $\overline{CE}_{0X} \geq V_{CC} - 0.2V$ or $CE_{1X} \leq 0.2V$
"X" represents "L" for left port or "R" for right port.
- "X" in part numbers indicate power (S or L).
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

3242 tbl 10




Figure 1. AC Output Test load.




Figure 2. Output Test Load
(For tCKLZ, tCKHZ, tOLZ, and tOHZ).
*Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).


AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(3,4,5) (V_{CC} = 5V ± 10%, T_A = 0°C to +70°C)

Symbol	Parameter	709089X9 Com'l Only		709089X12 Com'l Only		709089X15 Com'l Only		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{CYC1}	Clock Cycle Time (Flow-Through) ⁽²⁾	25	—	30	—	35	—	ns
t _{CYC2}	Clock Cycle Time (Pipelined) ⁽²⁾	15	—	20	—	25	—	ns
t _{CH1}	Clock High Time (Flow-Through) ⁽²⁾	12	—	12	—	12	—	ns
t _{CL1}	Clock Low Time (Flow-Through) ⁽²⁾	12	—	12	—	12	—	ns
t _{CH2}	Clock High Time (Pipelined) ⁽²⁾	6	—	8	—	10	—	ns
t _{CL2}	Clock Low Time (Pipelined) ⁽²⁾	6	—	8	—	10	—	ns
t _r	Clock Rise Time	—	3	—	3	—	3	ns
t _f	Clock Fall Time	—	3	—	3	—	3	ns
t _{SA}	Address Setup Time	4	—	4	—	4	—	ns
t _{HA}	Address Hold Time	1	—	1	—	1	—	ns
t _{SC}	Chip Enable Setup Time	4	—	4	—	4	—	ns
t _{HC}	Chip Enable Hold Time	1	—	1	—	1	—	ns
t _{SW}	R/W Setup Time	4	—	4	—	4	—	ns
t _{HW}	R/W Hold Time	1	—	1	—	1	—	ns
t _{SD}	Input Data Setup Time	4	—	4	—	4	—	ns
t _{HD}	Input Data Hold Time	1	—	1	—	1	—	ns
t _{SAD}	\overline{ADS} Setup Time	4	—	4	—	4	—	ns
t _{HAD}	\overline{ADS} Hold Time	1	—	1	—	1	—	ns
t _{SCN}	\overline{CNTEN} Setup Time	4	—	4	—	4	—	ns
t _{HCN}	\overline{CNTEN} Hold Time	1	—	1	—	1	—	ns
t _{SRST}	\overline{CNRST} Setup Time	4	—	4	—	4	—	ns
t _{HRST}	\overline{CNRST} Hold Time	1	—	1	—	1	—	ns
t _{OE}	Output Enable to Data Valid	—	12	—	12	—	15	ns
t _{OLZ}	Output Enable to Output Low-Z ⁽¹⁾	2	—	2	—	2	—	ns
t _{OHZ}	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	ns
t _{CD1}	Clock to Data Valid (Flow-Through) ⁽²⁾	—	20	—	25	—	30	ns
t _{CD2}	Clock to Data Valid (Pipelined) ⁽²⁾	—	9	—	12	—	15	ns
t _{DC}	Data Output Hold After Clock High	2	—	2	—	2	—	ns
t _{CKHZ}	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	ns
t _{CKLZ}	Clock High to Output Low-Z ⁽¹⁾	2	—	2	—	2	—	ns
Port-to-Port Delay								
t _{CWDD}	Write Port Clock High to Read Data Delay	—	40	—	40	—	50	ns
t _{CCS}	Clock-to-Clock Setup Time	—	15	—	15	—	20	ns

NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.
2. The Pipelined output parameters (t_{CYC2}, t_{CD2}) apply to either or both left and right ports when $\overline{FT}/PIPE = V_{IH}$. Flow-through parameters (t_{CYC1}, t_{CD1}) apply when $\overline{FT}/PIPE = V_{IL}$ for that port.
3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (\overline{OE}) and $\overline{FT}/PIPE$. $\overline{FT}/PIPE$ should be treated as a DC signal, i.e. steady state during operation.
4. 'X' in part number indicates power rating (S or L).
5. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Timing Waveform of Read Cycle for Flow-Through Output ($\overline{FT}/\text{PIPE}^{\text{"X"}} = V_{IL}$)^(3,6)



3242 drw 07

Timing Waveform of Read Cycle for Pipelined Output ($\overline{FT}/\text{PIPE}^{\text{"X"}} = V_{IH}$)^(3,6)




3242 drw 08


NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. \overline{OE} is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
3. $\overline{ADS} = V_{IL}$, \overline{CNTEN} and $\overline{CNTRST} = V_{IH}$.
4. The output is disabled (High-Impedance state) by $\overline{CE0} = V_{IH}$ or $CE1 = V_{IL}$ following the next rising edge of clock. Refer to Truth Table 1.
5. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
6. "x" denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read^(1,2)




Timing Waveform of a Bank Select Flow-Through Read^(6,7)



NOTES:

1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one 709089 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
2. \overline{OE} and $\overline{ADS} = V_{IL}$; $CE_1(B1)$, $CE_1(B2)$, R/W , $CNTEN$, and $CNTRST = V_{IH}$.
3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
4. \overline{CE}_0 and $\overline{ADS} = V_{IL}$; CE_1 , $CNTEN$, and $CNTRST = V_{IH}$.
5. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
6. If $t_{CCS} \leq$ maximum specified, then data from right port READ is not valid until the maximum specified for tc_{WDD} .
7. If $t_{CCS} >$ maximum specified, then data from right port READ is not valid until $t_{CCS} + t_{CD1}$. tc_{WDD} does not apply in this case.
7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A".

Timing Waveform with Port-to-Port Flow-Through Read(1,2,3,5)




3242 drw 10


NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. $\overline{CE_0}$ and $\overline{ADS} = V_{IL}$; CE_1 , \overline{CNTEN} , and $\overline{CNRST} = V_{IH}$.
3. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.
4. If $t_{ccs} \leq$ maximum specified, then data from right port READ is not valid until the maximum specified for t_{cWDD} .
If $t_{ccs} >$ maximum specified, then data from right port READ is not valid until $t_{ccs} + t_{CD1}$. t_{cWDD} does not apply in this case.
5. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite of Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read ($\overline{OE} = V_{IL}$)⁽³⁾




Timing Waveform of Pipelined Read-to-Write-to-Read (\overline{OE} Controlled)⁽³⁾




NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
3. \overline{CE}_0 and $\overline{ADS} = V_{IL}$; \overline{CE}_1 , \overline{CNTEN} , and $\overline{CNTRST} = V_{IH}$.
4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform Flow-Through Read-to-Write-to-Read ($\overline{OE} = V_{IL}$)⁽³⁾




Timing Waveform of Flow-Through Read-to-Write-to-Read (\overline{OE} Controlled)⁽³⁾




NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals).
3. \overline{CE}_0 and $\overline{ADS} = V_{IL}$; CE_1 , \overline{CNTEN} , and $\overline{CNTNST} = V_{IH}$.
4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾




Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




NOTES:

1. \overline{CE}_0 and $\overline{OE} = V_{IL}$; CE_1 , R/\overline{W} , and $\overline{CNTNST} = V_{IH}$.
2. If there is no address change via $\overline{ADS} = V_{IL}$ (loading a new address) or $\overline{CNTEN} = V_{IL}$ (advancing the address), i.e. $\overline{ADS} = V_{IH}$ and $\overline{CNTEN} = V_{IH}$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)⁽²⁾



NOTES:

1. \overline{CE}_0 and $R/\overline{W} = V_{IL}$; CE_1 and $\overline{CNTRST} = V_{IH}$.
2. $\overline{CE}_0 = V_{IL}$; $CE_1 = V_{IH}$.
3. The "Internal Address" is equal to the "External Address" when $\overline{ADS} = V_{IL}$ and equals the counter output when $\overline{ADS} = V_{IH}$.
4. Addresses do not have to be accessed sequentially since $\overline{ADS} = V_{IL}$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset. ADDR0 will be accessed. Extra cycles are shown here simply for clarification.
7. $\overline{CNTEN} = V_{IL}$ advances Internal Address from 'An' to 'An + 1'. The transition shown indicates the time required for the counter to advance. The 'An + 1' Address is written to during this cycle.

3242 drw 18

Functional Description

The IDT709089 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on \overline{CE}_0 or a LOW on CE_1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709089's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with \overline{CE}_0 LOW and CE_1 HIGH to reactivate the outputs.

Depth and Width Expansion

The IDT709089 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The 709089 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 16-bit or wider applications.





Figure 4. Depth and Width Expansion with IDT709089

Ordering Information



3242 drw 20A

NOTE:

1. Industrial temperature range is available.
 For specific speeds, packages and powers contact your sales office.

Ordering Information for Flow-through Devices

Old Flow-through Part	New Combined Part
70908S/L20	709089S/L9
70908S/L25	709089S/L12
70908S/L30	709089S/L15

3242 tbl 12

Preliminary Datasheet:

"PRELIMINARY" datasheets contain descriptions for products that are in early release.

Datasheet Document History

- 1/12/99: Initiated datasheet document history
Converted to new format
Cosmetic and typographical corrections
Added additional notes to pin configurations
Page 15 Added Depth and Width Expansion note
- 6/7/99: Changed drawing format
Page 4 Deleted note 6 for Table II
- 11/10/99: Replaced IDT logo
- 12/22/99: Page 1 Removed "Separate upper-byte..." line
- 1/12/00: Combined Pipelined 709089 family and Flow-through 70908 family offerings into one data sheet
Changed $\pm 200\text{mV}$ in waveform notes to 0mV
Added corresponding part chart with ordering information
- 2/18/00: Pages 8 and 9 Changed $\pm 220\text{mV}$ waveform notes to 0mV
Page 9 Changed "Operation" in heading to "Pipelined Output", fixed drawing 08
Removed PGA pin



CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com

for Tech Support:
831-754-4613
DualPortHelp@idt.com