

EXAS

ISTRUMENTS

www.ti.com



bq24004 bq24005 bq24006

SLUS476B - DECEMBER 2000 - REVISED MAY 2002

TWO-CELL LI-ION CHARGE MANAGEMENT IC FOR PDAS AND INTERNET APPLIANCES

FEATURES

- Highly Integrated Solution With FET Pass Transistor and Reverse-Blocking Schottky and Thermal Protection
- Integrated Voltage and Current Regulation
 With Programmable Charge Current
- High-Accuracy Voltage Regulation (±1%)
- Ideal for Low-Dropout Linear Charger Designs for Two-Cell Li-Ion Packs With Coke or Graphite Anodes
- Up to 1.2-A Continuous Charge Current
- Safety-Charge Timer During Preconditioning and Fast Charge
- Integrated Cell Conditioning for Reviving
 Deeply Discharged Cells and Minimizing Heat
 Dissipation During Initial Stage of Charge
- Optional Temperature or Input-Power Monitoring Before and During Charge
- Various Charge-Status Output Options for Driving Single, Double, or Bicolor LEDs or Host-Processor Interface
- Charge Termination by Minimum Current and Time
- Low-Power Sleep Mode
- Packaging: 20-Lead TSSOP PowerPAD™

APPLICATIONS

- PDAs
- Internet Appliances
- MP3 Players
- Digital Cameras

DESCRIPTION

The bq2400x series ICs are advanced Li-Ion linear charge management devices for highly integrated and space-limited applications. They combine highaccuracy current and voltage regulation; FET passtransistor and reverse-blocking Schottky; battery conditioning, temperature, or input-power monitoring; charge termination; charge-status indication; and charge timer in a small package.

The bq2400x measures battery temperature using an external thermistor. For safety, the bq2400x inhibits charge until the battery temperature is within the user-defined thresholds. Alternatively, the user can monitor the input voltage to qualify charge. The bq2400x series then charge the battery in three phases: preconditioning, constant current, and constant voltage. If the battery voltage is below the internal low-voltage threshold, the bg2400x uses low-current precharge to condition the battery. A preconditioning timer provides additional safety. Following preconditioning, the bq2400x applies a constant-charge current to the battery. An external sense-resistor sets the magnitude of the current. The constant-current phase is maintained until the battery reaches the charge-regulation voltage. The bq2400x then transitions to the constant voltage phase. The user can configure the device for cells with either coke or graphite anodes. The accuracy of the voltage regulation is better than $\pm 1\%$ over the operating junction temperature and supply voltage range.

Charge is terminated by maximum time or minimum taper current detection

The bq2400x automatically restarts the charge if the battery voltage falls below an internal recharge threshold.

Pipease be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



SLUS476B - DECEMBER 2000 - REVISED MAY 2002



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

	PACKAGE	
Тј	20-LEAD HTTSOP PowerPAD™ (PWP)(1)	CHARGE STATUS CONFIGURATION
	bq24004PWP	Single LED
-40°C to 125°C	bq24005PWP	2 LEDs
	bq24006PWP	Single bicolor LED

(1) The PWP package is available taped and reeled. Add R suffix to device type (e.g. bq24005PWPR) to order. Quantities 2500 devices per reel.

PACKAGE DISSIPATION RATINGS

PACKAGE	ΘJA	OL	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C
PWP(1)	30.88°C/W	1.19°C/W	3.238 W	0.0324W/°C

(1) This data is based on using the JEDEC high-K board and topside traces, top and bottom thermal pad (6,5×3,4 mm), internal 1-oz. power and ground planes, 8 thermal via underneath the die connecting to ground plane.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

	bq24004 bq24005 bq24006
Supply voltage (V _{CC} with respect to GND)	13.5 V
Input voltage (IN, ISNS, EN, APG/THERM/CR/STAT1/STAT2, VSENSE, TMR SEL, VSEL) (all with respect to GND)	13.5 V
Output current (OUT pins)	2 A
Output sink/source current (STAT1 and STAT2)	10 mA
Operating free-air temperature range, T _A	–40°C to 70°C
Storage temperature range, T _{stg}	–65°C to 150°C
Junction temperature range, TJ	–40°C to 125°C
Lead temperature (Soldering, 10 s)	300°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

	MIN	MAX	UNIT
Supply voltage, V _{CC}	4.5	10	V
Input voltage, VIN	4.5	10	V
Continuous output current		1.2	А
Operating junction temperature range, TJ	-40	125	°C

ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature supply and input voltages, and V_I (V_{CC}) \ge V_I (IN) (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC} current	$V_{CC} > V_{CC}UVLO$, $EN \le V_{(IHEN)}$			1	mA
V _{CC} current, standby mode	EN ≤ V(ILEN)		1		μΑ
IN current, standby mode	EN ≤ V(ILEN)			10	μΑ
Standby current (sum of currents into	V _{CC} < V _{CC} _UVLO, V _{O(OUT)} = 8.6 V, VSENSE = 8.6V		2	8	^
OUT and VSENSE pins)	$EN \le V_{(ILEN)}$, $V_{O(OUT)} = 8.6 V$, $VSENSE = 8.6 V$		2	8	μA

VOLTAGE REGULATION, $0^{\circ}C \le T_{J} \le 125^{\circ}C$						
PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
Outputsettoge	$VSEL = V_{SS}, \qquad 0 < I_O \le 1.2 \text{ A}$	۱.	8.118	8.20	8.282	V
Output voltage	$VSEL = V_{CC}, \qquad 0 < I_O \le 1.2 \text{ A}$	l l	8.316	8.40	8.484	V
Loadregulation	$ \begin{array}{ll} 1 \mbox{ mA} \leq I_{O} \leq 1.2 \mbox{ A}, & V_{I(IN)} = 5 \mbox{ V}, \\ V_{CC} = 10 \mbox{ V}, & T_{J} = 25^{\circ} C \end{array} $			1		mV
Lineregulation	V _{O(OUT)} +V _{DO} +V _(ilim) MAX < V _I (VCC) <	$10 \text{ V}, \text{ T}_{\text{J}} = 25^{\circ}\text{C}$		0.01		%/V
Dropout voltage = VI(IN)-Vout	$I_O = 1.2 \text{ A}, V_O(OUT) + V(DO) + V(ilim)MA$	< V _{I(VCC)} < 10 V			0.5	V

CURRENT REGULATION, $0^{\circ}C \le T_J \le 125^{\circ}C$					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Current regulation threshold, , VI(limit)	VSENSE < VO(VSEL-LOW/HIGH)	0.095	0.1	0.105	V
Delay time	VSENSE pulsed above $V_{(LOWV)}$ to $I_{O} = 10\%$ of regulated value ⁽¹⁾			1	ms
Rise time	IO increasing from 10% to 90% of regulated value. $R_{(SNS)} \ge 0.2 \Omega$, ⁽¹⁾	0.1		1	ms

(1) Specified by design, not production tested.

CURRENT SENSE RESISTOR, $0^{\circ}C \le T_{J} \le 125^{\circ}C$					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ExternalcurrentsenseresistorrangeR(SNS)	$100 \text{ mA} \le (\text{ilim}) \le 1.2 \text{ A}$	0.083		1	Ω

PRECHARGE CURRENT REGULATION	$\mathbf{ON}, \mathbf{O}^{\circ}\mathbf{C} \leq \mathbf{T}_{\mathbf{J}} \leq 125^{\circ}\mathbf{C}$				
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Precharge current regulation	VSENSE <v<sub>(LOWV), $0.083 \le R_{(SNS)} \le 1.0 \Omega$</v<sub>	40	60	80	mA

V_{CC} UVLO COMPARATOR, 0°C \leq T _J \leq 125°C					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Startthreshold		8.75	8.9	9.0	V
Stopthreshold		8.50	8.66	8.8	V
Hysteresis		50			mV

APG/THERM COMPARATOR, $0^{\circ}C \le T_J \le 125^{\circ}C$					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Upper trip threshold		1.480	1.498	1.515	V
Lower trip threshold		0.545	0.558	0.570	V
Input bias current				1	μA

LOWV COMPARATOR, $0^{\circ}C \le T_J \le 125^{\circ}C$					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Startthreshold		5.60	5.75	5.90	V
Stop threshold		6.10	6.25	6.40	V
Hysteresis		100			mV



TYP

7.85

MAX

8.00

UNIT

V

SLUS476B - DECEMBER 2000 - REVISED MAY 2002

ELECTRICAL CHARACTERISTICS CONTINUED

over recommended operating junction temperature supply and input voltages, and V_I (V_{CC}) \ge V_I (IN) (unless otherwise noted)

HIGHV (RECHARGE) COMPARATOR, $0^{\circ}C \leq T_{J} \leq 125^{\circ}C$ PARAMETER **TEST CONDITIONS** MIN 7.70

OVERV COMPARATOR, $0^{\circ}C \le T_J \le 125^{\circ}C$					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Start threshold		8.85	9.00	9.15	V
Stop threshold		8.45	8.60	8.75	V
Hysteresis		50			mV

TAPERDET COMPARATOR, $0^{\circ}C \leq T_{J} \leq 125^{\circ}C$	C				
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Trip threshold		12	18.5	25	mV

EN LOGIC INPUT, $0^{\circ}C \le T_{J} \le 125^{\circ}C$					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level input voltage		2.25			V
Low-level input voltage				0.8	V
Input pulldown resistance		100		200	kΩ

VSEL LOGIC INPUT, $0^{\circ}C \leq T_{J} \leq 125^{\circ}C$					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level input voltage		2.25			V
Low-level input voltage				0.8	V
Input pulldown resistance		100		200	kΩ

TMR SEL INPUT $0^{\circ}C \le T_J \le 125^{\circ}C$					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level input voltage		2.7			V
Low-level input voltage				0.6	V
Input bias current	$V_{I}(TMR SEL) \le 5V$			15	μΑ

STAT1, STAT2 (bq24004, bq24006), 0°C \leq T $_{\rm J}$ \leq 125°C						
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Output (low) saturation voltage	I <u>O</u> = 10 mA			1.5	V	
Output (low) saturation voltage	I _O = 4 mA			0.6	V	
Output (high) saturation voltage	$I_{O} = -10 \text{ mA}$	V _{CC} -1.5			V	
Output (high) saturation voltage	$I_{O} = -4 \text{ mA}$	V _{CC} -0.5			V	
Output turn on/off time	$I_{O} = \pm 10 \text{ mA}, C = 100 \text{ p}^{(1)}$			100	μs	

(1) Specified by design, not production tested.

POWER-ON RESET (POR), $0^{\circ}C \le T_{J} \le 125^{\circ}C$					
TEST CONDITIONS	MIN	TYP MAX	UNIT		
See Note 1	1.2	÷	s ms		
See Note 1	25	7	jμs		
	TEST CONDITIONS See Note 1	TEST CONDITIONS MIN See Note 1 1.2	TEST CONDITIONS MIN TYP MAX See Note 1 1.2 3		

(1) Specified by design, not production tested.

SLUS476B - DECEMBER 2000 - REVISED MAY 2002

ELECTRICAL CHARACTERISTICS CONTINUED

over recommended operating junction temperature supply and input voltages, and V_I (V_{CC}) \ge V_I (IN) (unless otherwise noted)

APG/THERM DELAY, 0°C \leq T $_{J}$ \leq 125°C					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
APG/THERM falling-edge deglitch	See Note 1	25		75	μs

(1) Specified by design, not production tested.


TIMERS, $0^{\circ}C \le T_J \le 125^{\circ}C$					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
User-selectable timer accuracy	$T_A = 25^{\circ}C$	-15%		15%	
		-20%		20%	
Precharge and taper timer			22.5		minute


THERMAL SHUTDOWN, $0^{\circ}C \leq T_{J} \leq 125^{\circ}C$					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Thermaltrip	See Note 1		165		°C
Thermal hysteresis	See Note 1		10		°C

(1) Specified by design, not production tested.

CR PIN, 0° C \leq T _J \leq 125 $^{\circ}$ C					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output voltage	0 < I _{O(CR)} < 100 μA	2,816	2.85	2.88	V

PIN ASSIGNMENTS





N/C - Do not connect


SLUS476B – DECEMBER 2000 – REVISED MAY 2002

TEXAS INSTRUMENTS www.ti.com

Terminal Functions							
TERMINAL							
NAME	NO.	1/0	DESCRIPTION				
AGND	16		Ground pin; connect close to the negative battery terminal.				
APG/THERM	7	I	Adapter power good input/thermistor sense input				
CR	12	Ι	Internal regulator bypass capacitor				
EN	8	I	Charge-enable input. Active-high enable input with internal pull down. Low-current stand-by mode active when EN is low.				
GND/HEATSINK	10		Ground pin; connect to PowerPAD heat-sink layout pattern.				
IN	2, 3	I	Input voltage. This input provides the charging voltage for the battery.				
ISNS	5	Ι	Current sense input				
N/C	1, 6, 11, 15, 20		No connect. These pins must be left floating. Pin 15 is N/C on bq24004PWP only.				
OUT	18, 19	0	Charge current output				
STAT1	14	0	Status display output 1				
STAT2	15	0	Status display output 2 (for bq24005 and bq24006 only)				
TMR SEL	13	I	Charge timer selection input				
VCC	4	Ι	Supply voltage				
VSEL	9	I	8.2-V or 8.4-V charge regulation selection input				
VSENSE	17	Ι	Battery voltage sense input				




FUNCTIONAL BLOCK DIAGRAM






SLUS476B - DECEMBER 2000 - REVISED MAY 2002





TEXAS INSTRUMENTS www.ti.com

SLUS476B - DECEMBER 2000 - REVISED MAY 2002




TYPICAL CHARACTERISTICS

bq24004 bq24005 bq24006 SLUS476B – DECEMBER 2000 – REVISED MAY 2002



TYPICAL CHARACTERISTICS





SLUS476B - DECEMBER 2000 - REVISED MAY 2002




Figure 13. Li-Ion/Li-Pol Charger



APPLICATION INFORMATION

FUNCTIONAL DESCRIPTION

The bq2400x supports a precision current- and voltage-regulated Li-Ion charging system suitable for cells with either coke or graphite anodes. See Figure 14 for a typical charge profile and Figure 15 for an operational flowchart.





Figure 14. Typical Charge Profile



SLUS476B - DECEMBER 2000 - REVISED MAY 2002







Charge Qualification and Preconditioning

The bq2400x starts a charge cycle when power is applied while a battery is present. Charge qualification is based on battery voltage and the APG/THERM input.

As shown in the block diagram, the internal LowV comparator output prevents fast-charging a deeply depleted battery. When set, charging current is provided by a dedicated precharge current source. The precharge timer limits the precharge duration. The precharge current also minimizes heat dissipation in the pass element during the initial stage of charge.

The APG/THERM input can also be configured to monitor

either the adapter power or the battery temperature using a thermistor. The bq2400x suspends charge if this input is outside the limits set by the user. Please refer to the APG/THERM input section for additional details.

APG/THERM Input

The bq400x continuously monitors temperature or system input voltage by measuring the voltage between the APG/THERM (adapter power good/thermistor) and GND. For temperature, a negative- or a positive- temperature coefficient thermistor (NTC, PTC) and an external voltage divider typically develop this voltage (see Figure 16). The bq2400x compares this voltage against its internal V_(TP1) and V_(TP2) thresholds to determine if charging is allowed. (See Figure 17.)





Figure 16. Temperature Sensing Circuit








Figure 17. Temperature Threshold

Figure 18. APG Sensing Circuit

Values of resistors R1 and R2 can be calculated using the following equation:

 $V_{(APG)} = V_{CC} \frac{R2}{(R1 + R2)}$

where $V_{(APG)}$ is the voltage at the APG/THM pin.

Current Regulation

The bq2400x provides current regulation while the battery-pack voltage is less than the regulation voltage. The current regulation loop effectively amplifies the error between a reference signal, Vilim, and the drop across the external sense resistor, R_{SNS} .




Figure 19. Current Sensing Circuit

SLUS476B - DECEMBER 2000 - REVISED MAY 2002

Charge current feedback, applied through pin ISNS, maintains regulation around a threshold of Vilim. The following formula calculates the value of the sense resistor:

$$R_{(SNS)} = \frac{V_{(ilim)}}{I_{(REG)}}$$

where I(REG) is the desired charging current.

Voltage Monitoring and Regulation

Voltage regulation feedback is through pin VSENSE. This input is tied directly to the positive side of the battery pack. The bq2400x supports cells with either coke (8.2 V) or graphite (8.4 V) anode. Pin VSEL selects the charge regulation voltage.

VSEL State (see Note)	CHARGE REGULATION VOLTAGE		
Low	8.2 V		
High	8.4 V		

NOTE: VSEL should not be left floating.

Charge Termination

The bq2400x continues with the charge cycle until termination by one of the two possible termination conditions:

Maximum Charge Time: The bq2400x sets the maximum charge time through pin TMRSEL. The TMR SEL pin allows the user to select between three different total charge-time timers (3, 4, 5, or 6 hours). The charge timer is initiated after the preconditioning phase of the charge and is reset at the beginning of a new charge cycle. Note that in the case of a fault condition, such as an out-of-range signal on the APG/THERM input or a thermal shutdown, the bq2400x suspends the timer.

TMRSEL STATE	CHARGE TIME
Floating(1)	3 hours
Low	6 hours
High	4.5 hours

 To improve noise immunity, it is recommended that a minimum of 10 pF capacitor be tied to Vss on a floating pin.

Minimum Current: The bq2400x monitors the charging current during the voltage regulation phase. The bq2400x initiates a 22-minute timer once the current falls below the taperdet trip threshold. Fast charge is terminated once the 22-minute timer expires.

Charge Status Display

The three available options allow the user to configure the charge status display for single LED (bq24004), two individual LEDs (bq24005) or a bicolor LED (bq24006).



The output stage is totem pole for the bq24004 and bq24006 and open-drain for the bq24005. The following tables summarize the operation of the three options:

Table 1. bq24004 (Single LED)

CHARGE STATE	STAT1	
Precharge	ON (LOW)	
Fast charge	ON (LOW)	
FAULT	Flashing (1 Hz, 50% duty cycle)	
Done (>90%)	OFF (HIGH)	
Sleep-mode	OFF (HIGH)	
APG/Therminvalid	OFF (HIGH)	
Thermalshutdown	OFF (HIGH)	
Battery absent	OFF (HIGH)	

Table 2. bq24005 (2 Individual LEDs)

CHARGE STATE	STAT1 (RED)	STAT2 (GREEN)
Precharge	ON (LOW)	OFF
Fast charge	ON (LOW)	OFF
FAULT	Flashing (1 Hz, 50% duty cycle)	OFF
Done (>90%)	OFF	ON (LOW)
Sleep-mode	OFF	OFF
APG/Therminvalid	OFF	OFF
Thermalshutdown	OFF	OFF
Battery absent	OFF	OFF ⁽¹⁾

(1) If thermistor is used, then the Green LED is off.

Table 3. bq24006 (Single Bicolor LED)

CHARGE STATE	LED1 (RED)	LED2 (GREEN)	APPARENT COLOR
Precharge	ON (LOW)	OFF (HIGH)	RED
Fast charge	ON (LOW)	OFF (HIGH)	RED
FAULT	ON (LOW)	ON (LOW)	YELLOW
Done (>90%)	OFF (HIGH)	ON (LOW)	GREEN
Sleep-mode	OFF (HIGH)	OFF (HIGH)	OFF
APG/Therm invalid	OFF (HIGH)	OFF (HIGH)	OFF
Thermal shutdown	OFF (HIGH)	OFF (HIGH)	OFF
Battery absent	OFF (HIGH)	OFF (HIGH) ⁽¹⁾	OFF ⁽¹⁾

(1) If thermistor is used, then the Green LED is off.

Thermal Shutdown

The bq2400x monitors the junction temperature T_J of the DIE and suspends charging if T_J exceeds 165°C. Charging resumes when T_J falls below 155°C.



DETAILED DESCRIPTION

POWER FET

The integrated transistor is a P-channel MOSFET. The power FET features a reverse-blocking Schottky diode, which prevents current flow from OUT to IN.

An internal thermal-sense circuit shuts off the power FET when the junction temperature rises to approximately 165°C. Hysteresis is built into the thermal sense circuit. After the device has cooled approximately 10°C, the power FET turns back on. The power FET continues to cycle off and on until the fault is removed.

CURRENT SENSE

The bq2400x regulates current by sensing, on the ISNS pin, the voltage drop developed across an external sense resistor. The sense resistor must be placed between the supply voltage (Vcc) and the input of the IC (IN pins).

VOLTAGE SENSE

To achieve maximum voltage regulation accuracy, the bq2400x uses the feedback on the VSENSE pin. Externally, this pin should be connected as close to the battery cell terminals as possible. For additional safety, a 10-k Ω internal pullup resistor is connected between the VSENSE and OUT pins.

ENABLE (EN)

The logic EN input is used to enable or disable the IC. A high-level signal on this pin enables the bq2400x. A low-level signal disables the IC and places the device in a low-power standby mode.

SLUS476B - DECEMBER 2000 - REVISED MAY 2002



THERMAL INFORMATION


THERMALLY ENHANCED TSSOP-20

The thermally enhanced PWP package is based on the 20-pin TSSOP, but includes a thermal pad (see Figure 20) to provide an effective thermal contact between the IC and the PWB.

Traditionally, surface mount and power have been mutually exclusive terms. A variety of scaled-down TO220-type packages have leads formed as gull wings to make them applicable for surface-mount applications. These packages, however, suffer from several shortcomings: they do not address the very low profile requirements (<2 mm) of many of today's advanced systems, and they do not offer a pin-count high enough to accommodate increasing integration. On the other hand, traditional low-power surface-mount packages require power-dissipation derating that severely limits the usable range of many high-performance analog circuits.

The PWP package (thermally enhanced TSSOP) combines fine-pitch surface-mount technology with thermal performance comparable to much larger power packages.

The PWP package is designed to optimize the heat transfer to the PWB. Because of the very small size and limited mass of a TSSOP package, thermal enhancement is achieved by improving the thermal conduction paths that remove heat from the component. The thermal pad is formed using a lead-frame design (patent pending) and manufacturing technique to provide the user with direct connection to the heat-generating IC. When this pad is soldered or otherwise coupled to an external heat dissipator, high power dissipation in the ultrathin, fine-pitch, surface-mount package can be reliably achieved.



Bottom View (c)

Figure 20. Views of Thermally Enhanced PWP Package

Because the conduction path has been enhanced, power-dissipation capability is determined by the thermal considerations in the PWB design. For example, simply adding a localized copper plane (heat-sink surface), which is coupled to the thermal pad, enables the PWP package to dissipate 2.5 W in free air. (Reference Figure 22(a), 8 cm² of copper heat sink and natural convection.) Increasing the heat-sink size increases the power dissipation range for the component. The power dissipation limit can be further improved by adding airflow to a PWB/IC assembly. (See Figure 22(b) and 22(c).) The line drawn at 0.3 cm² in Figures 21 and 22 indicates performance at the minimum recommended heat-sink size.



THERMAL INFORMATION




Figure 21



SLUS476B - DECEMBER 2000 - REVISED MAY 2002




Figure 22. Power Ratings of the PWP Package at Ambient Temperatures of 25°C, 55°C, and 105°C




MECHANICAL DATA

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE

20 PINS SHOWN



NOTES:A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated