
- Floating Bootstrap or Ground-Reference High-Side Driver
- Active Deadtime Control
- 50-ns Max Rise/Fall Times With 3.3-nF Load
- 2-A Min Peak Output Current
- 4.5-V to 15-V Supply Voltage Range
- TTL-Compatible Inputs
- Internal Schottky Bootstrap Diode
- SYNC Control for Synchronous or Nonsynchronous Operation
- CROWBAR for OVP, Protects Against Faulted High-Side Power FETs
- Low Supply Current . . . 3 mA Typ
- Ideal for High-Current Single- or Multiphase Applications
- –40°C to 125°C Junction-Temperature Operating Range

D OR PWP PACKAGE (TOP VIEW)



NC - No internal connection

description

The TPS2834 and TPS2835 are MOSFET drivers for synchronous-buck power stages. These devices are ideal for designing a high-performance power supply using a switching controller that does not include suitable on-chip MOSFET drivers. The drivers are designed to deliver minimum 2-A peak currents into large capacitive loads. The high-side driver can be configured as ground-reference or as floating-bootstrap. An adaptive dead-time control circuit eliminates shoot-through currents through the main power FETs during switching transitions, and provides high efficiency for the buck regulator. The TPS2834 and TPS2835 have additional control functions: ENABLE, SYNC, and CROWBAR. Both high-side and low-side drivers are off when ENABLE is low. The low-side driver is configured as a nonsynchronous-buck driver when SYNC is low. The CROWBAR function turns on the low-side power FET, overriding the IN signal, for overvoltage protection against faulted high-side power FETs.

The TPS2834 has a noninverting input, while the TPS2835 has an inverting input. These drivers are available in 14-terminal SOIC and TSSOP packages and operate over a junction temperature range of –40°C to 125°C.

AVAILABLE OPTIONS


	PACKAGED DEVICES			
ТЈ	SOIC (D)	TSSOP (PWP)		
–40°C to 125°C	TPS2834D TPS <mark>28</mark> 35D	TPS2834PWP TPS2835PWP		

The D and PWP packages are available taped and reeled. Add R suffix to device type (e.g., TPS2834DR)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



functional block diagram



Terminal Functions

TERMI	NAL	.,,	DECORPTION
NAME	NO.	1/0	DESCRIPTION
воот	14	ı	Bootstrap terminal. A ceramic capacitor is connected between BOOT and BOOTLO to develop the floating bootstrap voltage for the high-side MOSFET. The capacitor value is typically between 0.1 µF and 1 µF.
BOOTLO	11	0	This terminal connects to the junction of the high-side and low-side MOSFETs.
CROWBAR	3	I	CROWBAR can to be driven by an external OVP circuit to protect against a short across the high-side MOSFET. If CROWBAR is driven low, the low-side driver will be turned on and the high-side driver will be turned off, independent of the status of all other control terminals.
DT	6	I	Deadtime control terminal. Connect DT to the junction of the high-side and low-side MOSFETs.
ENABLE	1	I	If ENABLE is low, both drivers are off.
HIGHDR	12	0	Output drive for the high-side power MOSFET
IN	2	ı	Input signal to the MOSFET drivers (noninverting input for the TPS2834; inverting input for the TPS2835).
LOWDR	10	0	Output drive for the low-side power MOSFET
NC	4, 9, 13		
PGND	7		Power ground. Connect to the FET power ground
SYNC	5	Ī	Synchronous rectifier enable terminal. If SYNC is low, the low-side driver is always off; If SYNC is high, the low-side driver provides gate drive to the low-side MOSFET.
Vcc	8	I	Input supply. Recommended that a 1-μF capacitor be connected from V _{CC} to PGND.



SLVS223 - NOVEMBER 1999

detailed description

low-side driver

The low-side driver is designed to drive low $r_{DS(on)}$ N-channel MOSFETs. The current rating of the driver is 2 A, source and sink.

high-side driver

The high-side driver is designed to drive low $r_{DS(on)}$ N-channel MOSFETs. The current rating of the driver is 2 A, source and sink. The high-side driver can be configured as a GND-reference driver or as a floating bootstrap driver. The internal bootstrap diode is a Schottky, for improved drive efficiency. The maximum voltage that can be applied from BOOT to ground is 30 V.

dead-time (DT) control

Dead-time control prevents shoot-through current from flowing through the main power FETs during switching transitions by controlling the turnon times of the MOSFET drivers. The high-side driver is not allowed to turn on until the gate drive voltage to the low-side FET is low, and the low-side driver is not allowed to turn on until the voltage at the junction of the power FETs (Vdrn) is low; the TTL-compatible DT terminal connects to the junction of the power FETs.

ENABLE

The ENABLE terminal enables the drivers. When enable is low, the output drivers are low. ENABLE is a TTL-compatible digital terminal.

IN

The IN terminal is a TTL-compatible digital terminal that is the input control signal for the drivers. The TPS2834 has a noninverting input; the TPS2835 has an inverting input.

SYNC

The SYNC terminal controls whether the drivers operate in synchronous or nonsynchronous mode. In synchronous mode, the low-side FET is operated as a synchronous rectifier. In nonsynchronous mode, the low-side FET is always off. SYNC is a TTL-compatible digital terminal.

CROWBAR

The CROWBAR terminal overrides the normal operation of the driver. When CROWBAR is low, the low-side FET turns on to act as a clamp, protecting the output voltage of the dc/dc converter against overvoltages due to a short across the high-side FET. V_{IN} should be fused to protect the low-side FET. CROWBAR is a TTL-compatible digital terminal.



SLVS223 - NOVEMBER 1999

absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	–0.3 V to 16 V
Input voltage range: BOOT to PGND (high-side driver ON)	0.3 V to 30 V
BOOTLO to PGND	–0.3 V to 16 V
BOOT to BOOTLO	–0.3 V to 16 V
ENABLE, SYNC, and CROWBAR (see Note 2)	–0.3 V to 16 V
IN	–0.3 V to 16 V
DT	
Continuous total power dissipation	. See Dissipation Rating Table
Operating virtual junction temperature range, T _J	
Storage temperature range, T _{Stq}	
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Unless otherwise specified, all voltages are with respect to PGND.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{$A$}} \leq 25^{\circ}\mbox{$C$}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	760 mW	7.6 mW/°C	420 mW	305 mW
PWP	2400 mW	25 mW/°C	1275 mW	900 mW

recommended operating conditions

		MIN	NOM MAX	UNIT
Supply voltage,	√cc	4.5	15	V
Input voltage	BOOT to PGND	4.5	28	V

electrical characteristics over recommended operating virtual junction temperature range, $V_{CC} = 6.5 \text{ V}$, ENABLE = High, $C_L = 3.3 \text{ nF}$ (unless otherwise noted)

supply current

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vcc	Supply voltage range		4.5		15	V
	V(ENABLE) = LOW, V _{CC} =15 V			100		
		V(ENABLE) = HIGH, V _{CC} =15 V		300	400	μΑ
Vcc	Quiescent current			3		mA

NOTE 2: Ensured by design, not production tested.



SLVS223 - NOVEMBER 1999

electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 6.5 V, ENABLE = High, C_L = 3.3 nF (unless otherwise noted) (continued)

output drivers

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	High-side sink (see Note 3) Duty cycle < 2%, t _{pw} < 100 μs (see Note 2)	Data and a con	V(BOOT) - V(BOOTLO) = 4.5 V, V(HIGHDR) = 4 V	0.7	1.1		
		V(BOOT) - V(BOOTLO) = 6.5 V, V(HIGHDR) = 5 V	1.1	1.5		А	
		(V(BOOT) - V(BOOTLO) = 12 V, V(HIGHDR) = 10.5 V	2	2.4		
		Data and a 90/	V(BOOT) - V(BOOTLO) = 4.5 V, V(HIGHDR) = 0.5V	1.2	1.4		
Peak output current	High-side source (see Note 3)	Duty cycle < 2%, t _{pw} < 100 μs (see Note 2)	V(BOOT) - V(BOOTLO) = 6.5 V, V(HIGHDR) = 1.5 V	1.3	1.6		А
		,	V(BOOT) - V(BOOTLO) = 12 V, V(HIGHDR) = 1.5 V	2.3	2.7		
	Lauratida atal	Duty cycle < 2%,	$V_{CC} = 4.5 \text{ V}, V_{(LOWDR)} = 4 \text{ V}$	1.3	1.8		
	(see Note 3)	t _{pw} < 100 μs	$V_{CC} = 6.5 \text{ V}, V_{(LOWDR)} = 5 \text{ V}$	2	2.5		А
		(see Note 2)	$V_{CC} = 12 \text{ V}, V_{(LOWDR)} = 10.5 \text{ V}$	3	3.5		
		Duty cycle < 2%,	$V_{CC} = 4.5 \text{ V}, V_{LOWDR})) = 0.5 \text{V}$	1.4	1.7		
		$V_{CC} = 6.5 \text{ V}, V_{(LOWDR))} = 1.5 \text{ V}$	2	2.4		Α	
		(see Note 2)	V _{CC} = 12 V, V _(LOWDR0) = 1.5 V	2.5	3		
			V(BOOT) - V(BOOTLO) = 4.5 V, V(HIGHDR) = 0.5 V			5	
	High-side sink (see Note 3)	V(BOOT) - V(BOOTLO) = 6.5 V, V(HIGHDR) = 0.5 V			5	Ω	
			V(BOOT) - V(BOOTLO) = 12 V, V(HIGHDR) = 0.5 V			5	
			V(BOOT) - V(BOOTLO) = 4.5 V, V(HIGHDR) = 4 V			75	
Output resistance	High-side source (s	see Note 3)	V(BOOT) - V(BOOTLO) = 6.5 V, V(HIGHDR) = 6 V			75	Ω
			V(BOOT) - V(BOOTLO) = 12 V, V(HIGHDR) =11.5 V			75	
			$V_{(DRV)} = 4.5 \text{ V}, V_{(LOWDR)} = 0.5 \text{ V}$			9	
	Low-side sink (see	Note 3)	$V_{(DRV)} = 6.5 \text{ V}, V_{(LOWDR)} = 0.5 \text{ V}$			7.5	Ω
			$V_{(DRV)} = 12 \text{ V}, V_{(LOWDR)} = 0.5 \text{ V}$			6	
			V(DRV) = 4.5 V, V(LOWDR) = 4 V			75	
	Low-side source (see Note 3)		$V_{(DRV)} = 6.5 \text{ V}, V_{(LOWDR)} = 6 \text{ V}$			75	Ω
			$V_{(DRV)} = 12 \text{ V}, V_{(LOWDR)} = 11.5 \text{ V}$			75	

NOTES: 2: Ensured by design, not production tested.



^{3.} The pullup/pulldown circuits of the drivers are bipolar and MOSFET transistors in parallel. The peak output current rating is the combined current from the bipolar and MOSFET transistors. The output resistance is the rDS(on) of the MOSFET transistor when the voltage on the driver output is less than the saturation voltage of the bipolar transistor.

SLVS223 - NOVEMBER 1999

electrical characteristics over recommended operating virtual junction temperature range, V_{CC} = 6.5 V, ENABLE = High, C_L = 3.3 nF (unless otherwise noted) (continued)

deadtime control

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LOWDR	High-level input voltage, VIH	Over the Vee range (see Note 2)	0.7V _{CC}			V
LOWDR	Low-level input voltage, V _{IL}	Over the V _{CC} range (see Note 2)			1	1 °
DT	High-level input voltage, VIH	Over the Manage	0.7V _{CC}			V
וטו	Low-level input voltage, VIL	Over the V _{CC} range			1	V

NOTE 2: Ensured by design, not production tested.

digital control terminals (IN, CROWBAR, SYNC, ENABLE)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level input voltage, VIH	Over the Vee range	2			V
Low-level input voltage, V _{IL}	Over the V _{CC} range			1	V

switching characteristics over recommended operating virtual junction temperature range, ENABLE = High, C_L = 3.3 nF (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT	
		$V_{(BOOT)} = 4.5 \text{ V}, V_{(BOOTLO)} = 0 \text{ V}$		60		
Rise time	HIGHDR output (see Note 2)	$V_{(BOOT)} = 6.5 \text{ V}, V_{(BOOTLO)} = 0 \text{ V}$		50	ns	
		V(BOOT) = 12 V, V(BOOTLO) = 0 V		50		
		V _{CC} = 4.5 V		40		
	LOWDR output (see Note 2)	V _{CC} = 6.5 V		30	ns	
		V _{CC} = 12 V		30		
Fall time		V(BOOT) = 4.5 V, V(BOOTLO) = 0 V		50		
	HIGHDR output (see Note 2)	$V_{(BOOT)} = 6.5 \text{ V}, V_{(BOOTLO)} = 0 \text{ V}$		40	ns	
		$V_{(BOOT)} = 12 \text{ V}, V_{(BOOTLO)} = 0 \text{ V}$		40		
rali time	LOWDR output (see Note 2)	V _{CC} = 4.5 V		40		
		V _{CC} = 6.5 V		30	ns	
		V _{CC} = 12 V		30		
	HIGHDR going low (excluding deadtime) (see Note 2)	V(BOOT) = 4.5 V, V(BOOTLO) = 0 V		95	ns	
		$V_{(BOOT)} = 6.5 \text{ V}, V_{(BOOTLO)} = 0 \text{ V}$		80		
Propagation delay time		$V_{(BOOT)} = 12 \text{ V}, V_{(BOOTLO)} = 0 \text{ V}$		70		
Propagation delay time		V(BOOT) = 4.5 V, V(BOOTLO) = 0 V		80	ns	
	LOWDR going high (excluding deadtime) (see Note 2)	V(BOOT) = 6.5 V, V(BOOTLO) = 0 V		70		
	deadime) (See Note 2)	V(BOOT) = 12 V, V(BOOTLO) = 0 V		60		
		V _{CC} = 4.5 V		80		
Propagation delay time	LOWDR going low (excluding deadtime) (see Note 2)	V _{CC} = 6.5 V		70	ns	
	dedutifie) (See Note 2)	V _{CC} = 12 V		60		
		V _{CC} = 4.5 V	40	170		
Driver nonoverlap time	DT to LOWDR and LOWDR to HIGHDR (see Note 2)	V _{CC} = 6.5 V	25	135	ns	
	THORIDIN (SEE NOTE 2)	V _{CC} = 12 V	15	85		

NOTE 2: Ensured by design, not production tested.



TYPICAL CHARACTERISTICS






Figure 1




FALL TIME vs **SUPPLY VOLTAGE** 50 C_L = 3.3 nF $T_J = 25 \, ^{\circ}C$ 45 40 tf - Fall Time - ns 35 **High Side** 30 25 Low Side 20 15 10 5 6 10 11 12 13 4 V_{CC} - Supply Voltage - V

Figure 2






TYPICAL CHARACTERISTICS



LOW-TO-HIGH PROPAGATION DELAY TIME



HIGH-TO-LOW PROPAGATION DELAY TIME




Figure 6

HIGH-TO-LOW PROPAGATION DELAY TIME






Figure 8





TYPICAL CHARACTERISTICS




TYPICAL CHARACTERISTICS









APPLICATION INFORMATION

Figure 17 shows the circuit schematic of a 100-kHz synchronous-buck converter implemented with a TL5001A pulse-width-modulation (PWM) controller and a TPS2835 driver. The converter operates over an input range from 4.5 V to 12 V and has a 3.3-V output. The circuit can supply 3 A continuous load. The converter achieves an efficiency of 94% for $V_{IN} = 5$ V, $I_{load} = 1$ A, and 93% for $V_{IN} = 5$ V, $I_{load} = 3$ A.




Figure 17. 3.3-V 3-A Synchronous-Buck Converter Circuit



SLVS223 - NOVEMBER 1999

APPLICATION INFORMATION

Great care should be taken when laying out the pc board. The power-processing section is the most critical and will generate large amounts of EMI if not properly configured. The junction of Q1, Q2, and L1 should be very tight. The connection from Q1 drain to the positive sides of C5, C10, and C11 and the connection from Q2 source to the negative sides of C5, C10, and C11 should be as short as possible. The negative terminals of C7 and C12 should also be connected to Q2 source.

Next, the traces from the MOSFET driver to the power switches should be considered. The BOOTLO signal from the junction of Q1 and Q2 carries the large gate drive current pulses and should be as heavy as the gate drive traces. The bypass capacitor (C14) should be tied directly across V_{CC} and PGND.

The next most sensitive node is the FB node on the controller (terminal 4 on the TL5001A). This node is very sensitive to noise pick-up and should be isolated from the high-current power stage and be as short as possible. The ground around the controller and low-level circuitry should be tied to the power ground as the output. If these three areas are properly laid out, the rest of the circuit should not have other EMI problems and the power supply will be relatively free of noise.




MECHANICAL DATA

D (R-PDSO-G**)

14 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012




SLVS223 - NOVEMBER 1999

MECHANICAL DATA

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20-PIN SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MO-153





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated