TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

524,288-WORD BY 8-BIT STATIC RAM

DESCRIPTION

The TC55V4000ST is a 4,194,304-bit static random access memory (SRAM) organized as 524,288 words by 8 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.3 to 3.6 V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz and a minimum cycle time of 70 ns. It is automatically placed in low-power mode at 0.5 μ A standby current (at VDD = 3 V, Ta = 25°C) when chip enable ($\overline{\text{CE}}$) is asserted high. There are two control inputs. $\overline{\text{CE}}$ is used to select the device and for data retention control, and output enable ($\overline{\text{OE}}$) provides fast memory access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. The TC55V4000ST is available in a normal pinout plastic 32-pin thin-small-outline package (TSOP).

FEATURES

- Low-power dissipation
 Operating: 10.8 mW/MHz (typical)
- Single power supply voltage of 2.3 to 3.6 V
- Power down features using $\overline{\text{CE}}$
- Data retention supply voltage of 1.5 to 3.6 V
- · Direct TTL compatibility for all inputs and outputs
- Standby Current (maximum):

3.6 V	7 μΑ
3.0 V	5 μΑ

• Access Times (maximum):

	TC55V4	1000ST
	-70	-85
Access Time	70 ns	85 ns
CE Access Time	70 ns	85 ns
OE Access Time	35 ns	45 ns

Package:

TSOP 32-P-0.50 (ST)

(Weight: 0.24 g typ)

PIN ASSIGNMENT (TOP VIEW)

32 PIN TSOP



PIN NAMES


A0~A18	Address Inputs
R/W	Read/Write Control
ŌE	Output Enable
CE	Chip Enable
I/O1~I/O8	Data Inputs/Outputs
V_{DD}	Power
GND	Ground
性色	WWW.DZSC.COM

Pin No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Pin Name	A11	A9	A8	A13	R/W	A17	A15	V_{DD}	A18	A16	A14	A12	A7	A6	A5	A4
Pin No.	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	42
Pin Name	A3	A2	A1	A0	I/O1	1/02	I/O3	GND	1/04	I/O5	1/06	1/07	1/08	CE	A10	ŌE



TOSHIBA

BLOCK DIAGRAM



OPERATING MODE

MODE	CE	ŌĒ	R/W	I/O1~I/O8	POWER
Read	L	L	Н	Output	I _{DDO}
Write	L	*	L	Input	I _{DDO}
Output Deselect	L	Н	Н	High-Z	I _{DDO}
Standby	Н	*	*	High-Z	I _{DDS}

^{* =} don't care

MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V_{DD}	Power Supply Voltage	-0.3~4.6	V
V_{IN}	Input Voltage	-0.3*~4.6	V
V _{I/O}	Input/Output Voltage	−0.5~V _{DD} + 0.5	V
PD	Power Dissipation	0.6	W
T _{solder}	Soldering Temperature (10s)	260	°C
T _{stg}	Storage Temperature	−55 ~ 150	°C
T _{opr}	Operating Temperature	-40~85	°C

^{*: -3.0} V when measured at a pulse width of 50ns

H = logic high

L = logic low

DC RECOMMENDED OPERATING CONDITIONS (Ta = -40° to 85°C)

SYMBOL	PARAMETER		UNIT		
		MIN	TYP	MAX	ONT
V_{DD}	Power Supply Voltage	2.3	3.0	3.6	V
V _{IH}	Input High Voltage	2.2	_	V _{DD} + 0.3	V
V _{IL}	Input Low Voltage	-0.3*	_	$V_{DD} \times 0.22$	V
V _{DH}	Data Retention Supply Voltage	1.5	_	3.6	V

^{*: -3.0} V when measured at a pulse width of 50 ns

DC CHARACTERISTICS (Ta = -40° to 85°C, $V_{DD} = 2.3$ to 3.6 V)

SYMBOL	PARAMETER	TEST CO	TEST CONDITION					MAX	UNIT
I _{IL}	Input Leakage Current	V _{IN} = 0 V~V _{DD}				_	_	±1.0	μА
I _{OH}	Output High Current	$V_{OH} = V_{DD} - 0.5 V$				-0.5	_		mA
I _{OL}	Output Low Current	V _{OL} = 0.4 V				2.1	_	_	mA
I _{LO}	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } R/W$	= V _{IL} , V _{OUT} =	0 V~V _{DC})	_	_	±1.0	μА
Innot		$\overline{CE} = V_{IL}$ and R/W = V_{IH} , $I_{OUT} = 0$ mA,			min	_	_	50	mA
I _{DDO1}	Operating Current	OUT = 0 MA, Other Input = V _{IH} /V _{IL}	V _{DD} = 3.0 V ± 10%	t _{cycle}	1 μs	_	_	10	IIIA
		$\overline{\text{CE}} = 0.2 \text{ V} \text{ and}$ R/W = $\text{V}_{\text{DD}} - 0.2 \text{ V}$,			min		_	45	- mA
I _{DDO2}		$I_{OUT} = 0$ mA, Other Input = $V_{DD} - 0.2$ V/0.2 V			1 μs	_	_	5	IIIA
I _{DDS1}		CE = V _{IH}				_	_	3	mA
			V _{DD} =	Ta = 25°C		_	_	0.6	
			3.0 V ± 10%	Ta = -40~85°C		_	_	6	
	Chan allow Commont		V _{DD} =	Ta = 25°C		_	_	0.7	
I _{DDS2}	Standby Current	$\overline{CE} = V_{DD} - 0.2 \text{ V},$ $V_{DD} = 1.5 \text{ V} \sim 3.6 \text{ V}$	3.3 V ± 0.3 V	Ta = -40~85°C		_	_	7	μА
		1.0 7 0.0 7		Ta = 25°C		_	0.05	0.5	-
			V _{DD} = 3 V	Ta = -40~40°C		_	_	1	
				Ta = -40~85°C		_	_	5	

CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = GND	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.



$\frac{AC\ CHARACTERISTICS\ AND\ OPERATING\ CONDITIONS}{(Ta=-40^{\circ}\ to\ 85^{\circ}C,\ V_{DD}=2.7\ to\ 3.6\ V)}$

READ CYCLE

				UNIT		
SYMBOL	PARAMETER		70		-8	
		MIN	MAX	MIN	MAX	
t _{RC}	Read Cycle Time	70	_	85	_	
t _{ACC}	Address Access Time	_	70	_	85	
t _{CO}	Chip Enable Access Time	_	70		85	
toE	Output Enable Access Time	_	35		45	
tCOE	Chip Enable Low to Output Active	5	_	5	_	ns
toee	Output Enable Low to Output Active	0	_	0	_	
t _{OD}	Chip Enable High to Output High-Z	_	30		35	
t _{ODO}	Output Enable High to Output High-Z		30		35	
tон	Output Data Hold Time	10	_	10	_	

WRITE CYCLE

				UNIT		
SYMBOL	PARAMETER		70		-8	
		MIN	MAX	MIN	MAX	
t _{WC}	Write Cycle Time	70	_	85	_	
t _{WP}	Write Pulse Width	50	_	55	_	
t _{CW}	Chip Enable to End of Write	60	_	70	_	
t _{AS}	Address Setup Time	0	_	0	_	
t _{WR}	Write Recovery Time	0	_	0	_	ns
t _{ODW}	R/W Low to Output High-Z	_	25	_	35	
t _{OEW}	R/W High to Output Active	0	_	0	_	
t _{DS}	Data Setup Time	30	_	35	_	
t _{DH}	Data Hold Time	0	_	0	_	

AC TEST CONDITIONS

PARAMETER	TEST CONDITION				
Output load	30 pF + 1 TTL Gate				
Input pulse level	0.4 V, 2.4 V				
Timing measurements	V _{DD} × 0.5				
Reference level	V _{DD} × 0.5				
t _R , t _F	5 ns				



$\frac{AC\ CHARACTERISTICS\ AND\ OPERATING\ CONDITIONS}{(Ta=-40^{\circ}\ to\ 85^{\circ}C,\ V_{DD}=2.3\ to\ 3.6\ V)}$

READ CYCLE

SYMBOL	PARAMETER					
		-70		-85		UNIT
			MAX	MIN	MAX	
t _{RC}	Read Cycle Time	85	_	100	_	
t _{ACC}	Address Access Time	_	85	_		
t _{CO}	Chip Enable Access Time	_ 85 _			100	
toE	Output Enable Access Time	_	45		50	
t _{COE}	Chip Enable Low to Output Active	5	_	5	_	ns
toee	Output Enable Low to Output Active	0	_	0	_	
t _{OD}	Chip Enable High to Output High-Z	_	35		40	
t _{ODO}	Output Enable High to Output High-Z	_ 35 _ 4		40		
tон	Output Data Hold Time	10	_	10	_	

WRITE CYCLE

SYMBOL	PARAMETER					
		-70		-85		UNIT
			MAX	MIN	MAX	
t _{WC}	Write Cycle Time	85	_	100	_	
t _{WP}	Write Pulse Width 55 -			60	_	
t _{CW}	Chip Enable to End of Write	70	_	_ 80 —		
t _{AS}	Address Setup Time	0	_	0	_	
t _{WR}	Write Recovery Time	0	_	0	_	ns
t _{ODW}	R/W Low to Output High-Z	_	35	_	- 40	
toew	R/W High to Output Active	0	_	0		
t _{DS}	Data Setup Time	40		40		
t _{DH}	Data Hold Time	0	_	0	_	


AC TEST CONDITIONS

PARAMETER	TEST CONDITION		
Output load	30 pF + 1 TTL Gate		
Input pulse level	V _{DD} – 0.2 V, 0.2 V		
Timing measurements	V _{DD} × 0.5		
Reference level	V _{DD} × 0.5		
t_{R},t_{F}	5 ns		


TOSHIBA

TIMING DIAGRAMS

READ CYCLE (See Note 1)




WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)





WRITE CYCLE 2 (CE CONTROLLED) (See Note 4)



Note:

- (1) R/W remains HIGH for the read cycle.
- (2) If $\overline{\text{CE}}$ goes LOW coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If $\overline{\text{CE}}$ goes HIGH coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If \overline{OE} is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.




DATA RETENTION CHARACTERISTICS (Ta = -40° to 85°C)

SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT
V_{DH}	Data Retention Supply Voltage			1.5	_	3.6	V
	Standby Current	$V_{DH} = 3.0 \text{ V}$	Ta = -40~40°C	_	_	1	μΑ
I _{DDS2}			Ta = -40~85°C	_	_	5	
		V _{DH} = 3.6 V	Ta = -40~85°C	_	_	7	
t _{CDR}	Chip Deselect to Data Retention Mode Time			0	_	_	ns
t _R	Recovery Time			t _{RC} (See Note)	_	_	ns

Note: Read cycle time

CE CONTROLLED DATA RETENTION MODE




Note: When $\overline{\text{CE}}$ is operating at the VIH level (2.2V), the standby current is given by IDDS1 during the transition of VDD from 3.6 to 2.4V.



PACKAGE DIMENSIONS

TSOPI32-P-0.50

Unit: mm



Weight: 0.24 g (typ)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No
 responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other
 rights of the third parties which may result from its use. No license is granted by implication or otherwise under
 any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.