# Ultralow Power, +3.3 V, RS-232 Notebook PC Serial Port Drivers/Receivers

### FEATURES

RS-232 Compatible Operates with 3 V or 5 V Logic Ultralow Power CMOS: 1.3 mA Operation Low Power Shutdown: 0.2 μA Suitable for Serial Port Mice 116 kbits/s Data Rate 1 μF Charge Pump Capacitors Single +3 V to +3.6 V Power Supply Two Receivers Active in Shutdown (ADM560)

ANALOG



APPLICATIONS Laptop Computers Palmtop Computers Notebook Computers Peripherals Modems Printers Battery Operated Equipment

### GENERAL DESCRIPTION

The ADM560/ADM561 are four driver/five receiver interface devices designed to meet the EIA-232 standard while operating with a single +3.3 V power supply. The devices feature an onboard dc-to-dc converter, eliminating the need for dual  $\pm 5$  V power supplies. This dc-dc converter contains a voltage doubler and voltage inverter which internally generates  $\pm 6.6$  V from the input +3.3 V power supply.

The ADM560 and ADM561 consume only 5 mW making them ideally suited for battery and other power-sensitive applications. A shutdown facility is also provided which reduces the power to  $0.66 \,\mu$ W.

The ADM560 contains active low shutdown and active high receiver enable signals. In shutdown mode, two receivers remain active thereby allowing monitoring of peripheral devices. This feature allows the device to be shut down until a peripheral device begins communication. The active receivers can alert the processor which can then take the ADM560 out of the shutdown mode.

The ADM561 features active high shutdown and an active low receiver enable. In this device all receivers are disabled in shutdown.


The ADM560/ADM561 is fabricated using CMOS technology for minimal power consumption. It features a high level of overvoltage protection and latch-up immunity. The receiver inputs

### REV.0



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# ADM560/ADM561



can withstand up to  $\pm 25$  V levels. The transmitter inputs can be driven from either 3 V or 5 V logic levels. This allows operation in mixed 3 V/5 V power supply systems.

The ADM560/ADM561 is packaged in a 28-pin SO and a 28-pin SSOP package.

#### **ORDERING GUIDE**

Model	Temperature Range	Package Option
ADM560JR	0°C to +70°C	R-28
ADM560JRS	0°C to +70°C	RS-28
ADM561JR	0°C to +70°C	R-28
ADM561JRS	0°C to +70°C	RS-28

One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

# 

Parameter	Min	Тур	Max	Units	Test Conditions/Comments
Output Voltage Swing	±5.0	±5.5		Volts	$V_{CC}$ = 3.3 V, Three Transmitter Outputs Loaded with 3 k $\Omega$ to Ground
	$\pm 4$	±4.5		Volts	$V_{CC}$ = 3.0 V, All Transmitter Outputs
					Loaded into 3 k $\Omega$ to Ground
V <sub>CC</sub> Power Supply Current		1.3	2	mA	No Load, $T_{IN} = V_{CC}$
		2.2	3.0	mA	<u>No Load</u> , $T_{IN} = GND$
Shutdown Supply Current		0.2	5	μA	$\overline{\text{SHDN}} = \text{GND} (\text{ADM560}); \text{SHDN}$
					= $V_{CC}$ (ADM 561), $T_{IN}$ = $V_{CC}$
Input Logic Threshold Low, V <sub>INL</sub>			0.4	V	$T_{IN}$ , EN, $\overline{EN}$ , SHDN, $\overline{SHDN}$ ,
Input Logic Threshold High, V <sub>INH</sub>	2.4			V	$T_{IN}$ , EN, $\overline{EN}$ , SHDN, $\overline{SHDN}$
Logic Pullup Current		3	20	μA	$T_{IN} = GND$
EIA-232 Input Voltage Range	-25		+25	V	
EIA-232 Input Threshold Low	0.4	0.8		V	
EIA-232 Input Threshold High		1.1	2.4	V	
EIA-232 Input Hysteresis		0.3		V	
EIA-232 Input Resistance	3	5	7	kΩ	
CMOS Output Voltage Low, V <sub>OL</sub>			0.4	V	$I_{OUT} = 1.6 \text{ mA}$
CMOS Output Voltage High, V <sub>OH</sub>	2.8			V	$I_{OUT} = -40 \ \mu A$
CMOS Output Leakage Current		0.05	±5	μA	$\overline{\text{EN}} = \text{V}_{\text{CC}}, \text{EN} = \text{GND}, 0 \text{ V} \le \text{R}_{\text{OUT}} \le \text{V}_{\text{CC}}$
Output Enable Time		200		ns	
Output Disable Time		300		ns	
Receiver Propagation Delay					
TPHL		0.4	1	μs	
TPLH		1.3	2	μs	
Instantaneous Slew Rate			30	V/µs	$C_L = 50 \text{ pF}, R_L = 3 \text{ k}\Omega - 7 \text{ k}\Omega$
Transition Region Slew Rate		5.0		V/µs	$R_{L} = 3 \text{ k}\Omega, C_{L} = 2500 \text{ pF}$
				-	Measured from $+3$ V to $-3$ V or
					-3 V to +3 V
Transmitter Output Resistance	300			Ω	$V_{CC} = V + = V - = 0 V, V_{OUT} = \pm 2 V$
RS-232 Output Short Circuit Current		$\pm 10$		mA	

Specifications subject to change without notice.

### ABSOLUTE MAXIMUM RATINGS\*

 $(T_A = +25^{\circ}C \text{ unless otherwise noted})$ 


V <sub>CC</sub> 0.3 V to +6 V
V+ $(V_{CC}-0.3 \text{ V})$ to +14 V
V+0.3 V to -14 V
Input Voltages
$T_{IN}$
$R_{IN} \dots \dots \pm 25 V$
Output Voltages
$T_{OUT}$ (V+, +0.3 V) to (V-, -0.3 V)
$R_{OUT}$
Short Circuit Duration
T <sub>OUT</sub> Continuous

### Power Dissipation

SSOP
SOIC
Operating Temperature Range
Commercial (J Version)0°C to +70°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 sec) +300°C
ESD Rating>2000 V
*This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

PIN FUNCTION DESCRIPTION				
Mnemonic	Function			
V <sub>CC</sub>	Power Supply Input $3.3 V \pm 10\%$ .			
V+	Internally Generated Positive Supply (+6.6 V Nominal).			
V–	Internally Generated Negative Supply (-6.6 V Nominal).			
GND	Ground Pin. Must Be Connected to 0 V.			
C1+, C1-	External Capacitor 1 Is Connected Between These Pins.			
C2+, C2-	External Capacitor 2 Is Connected Between These Pins.			
T <sub>IN</sub>	Transmitter (Driver) Inputs. These Inputs Accept 3 V or 5 V Logic Levels. An Internal 400 k $\Omega$ Pull-Up Resistor to V <sub>CC</sub> Is Connected On Each Input.			
T <sub>OUT</sub>	Transmitter (Driver) Outputs (Typically $\pm 6$ V).			
R <sub>IN</sub>	Receiver Inputs. These inputs accept RS-232 Signal Levels. An Internal 5 k $\Omega$ Pull-Down Resistor to GND Is Connected on Each of These Inputs.			
R <sub>OUT</sub>	Receiver Outputs. These are 3 V Logic Levels.			
$EN/\overline{EN}$	Receiver Enable (Active High on ADM560); Active Low on ADM561) Refer to Table I.			
SHDN/SHDN	Shutdown Control (Active Low on ADM560); (Active High on ADM561) Refer to Table I.			

### PIN CONFIGURATIONS



### Table I.

	ADM560	ADM561
Normal Operation	SHDN = 1EN = 1 Receivers ActiveEN = 0 Receivers Inactive	$\frac{\text{SHDN} = 0}{\overline{\text{EN}} = 0; \text{ Receivers Active}}$ $\frac{\overline{\text{EN}} = 1; \text{ Receivers Inactive}}{\overline{\text{EN}} = 1; \text{ Receivers Inactive}}$
Shutdown Mode	SHDN = 0EN = 1 Receivers R1–R3 InactiveEN = 1 Receivers R4 & R5 ActiveEN = 0 Receivers R1–R5 Inactive	SHDN = 1 $\overline{EN}$ = 0; Receivers Inactive $\overline{EN}$ = 1; Receivers Inactive

### **GENERAL DESCRIPTION**

The ADM560/ADM561 are RS-232 transmission line drivers/ receivers which operate from a single +3.3 V supply. This is achieved by integrating step up voltage converters and level shifting transmitters and receivers onto the same chip. CMOS technology is used to keep the power dissipation to an absolute minimum. The ADM560/ADM561 is a modification, enhancement and improvement to the AD230–AD241 family and derivatives thereof. It is essentially plug-in compatible and does not have materially different applications.

The ADM560/ADM561 contains an internal voltage doubler and a voltage inverter which generates  $\pm 6.6$  V from the +3.3 V input. Four external 1  $\mu$ F capacitors are required for the internal voltage converter.

### **CIRCUIT DESCRIPTION**

The internal circuitry consists of three main sections. These are:

1. A charge pump voltage converter

- 2. 3 V Logic to EIA-232 transmitters
- 3. EIA-232 to 3 V Logic receivers.

### Charge Pump DC-DC Voltage Converter


The Charge Pump Voltage converter consists of an oscillator and a switching matrix. The converter generates a  $\pm 6.6$  V supply from the input +3.3 V level. This is done in two stages using a switched capacitor technique as illustrated below. First, the 3.3 V input supply is doubled to 6.6 V using capacitor C1 as the charge storage element. The 6.6 V level is then inverted to generate -6.6 V using C2 as the storage element.

Capacitors C3 and C4 are used to reduce the output ripple. Their values are not critical and can be reduced if higher levels of ripple are acceptable. The charge pump capacitors C1 and C2 may also be reduced at the expense of higher output impedance on the V+ and V- supplies.

The V+ and V– supplies may also be used to power external circuitry if the current requirements are small.

### Transmitter (Driver) Section

The Drivers convert 3 V or 5 V logic input levels into EIA-232 output levels. With  $V_{CC}$  = +3.3 V and driving an EIA-232 load, the output voltage swing is typically ±5.5 V.








Figure 2. Charge Pump Voltage Inverter

Unused inputs may be left unconnected, as an internal 400 k $\Omega$  pull-up resistor pulls them high forcing the outputs into a low state. The input pull-up resistors typically source 8  $\mu$ A when grounded so unused inputs should either be connected to V<sub>CC</sub> or left unconnected in order to minimize power consumption.

### **Receiver Section**

The receivers are inverting level shifters which accept EIA-232 input levels and translate them into 3 V logic output levels. The inputs have internal 5 k $\Omega$  pull-down resistors to ground and are also protected against overvoltages of up to ±25 V. The guaranteed switching thresholds are 0.4 V minimum and 2.4 V maximum. Unconnected inputs are pulled to 0 V by the internal 5 k $\Omega$  pull-down resistor. This, therefore, results in a Logic 1 output level for unconnected inputs or for inputs connected to GND.

The receivers have schmitt trigger input with a hysteresis level of 0.3 V. This ensures error-free reception for both noisy inputs and for inputs with slow transition times.

### **ENABLE AND SHUTDOWN**

Table I shows the truth table for the enable and shutdown control signals. When disabled, all receivers are placed in a high impedance state. In shutdown, all transmitters are disabled and all receivers on the ADM561 are disabled. On the ADM560, receivers R4 and R5 remain enabled in shutdown.

## **Typical Performance Curves**




Figure 3. Transmitter Output Voltage High vs. Load Capacitance




Figure 4. Transmitter Output Voltage vs. Load Current




Figure 5. Transmitter Output Voltage High vs. V<sub>CC</sub>




Figure 6. Transmitter Output Voltage Low vs. Load Capacitance




Figure 7. Transmitter Slew Rate vs. Load Capacitance




Figure 8. Transmitter Output Voltage Low vs. V<sub>CC</sub>





Figure 9. V+, V- vs. Load Current



\*

0.07 (1.78) 0.066 (1.67)

0.009 (0.229) 0.005 (0.127)

0.037 (0.94) 0.022 (0.559)

**≁**|∢

0.407 (10.34) 0.397 (10.08)

Η

Н Н Н П

0.008 (0.203) 0.002 (0.050)

t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t
 t

1. LEAD NO. 1 IDENTIFIED BY A DOT.



PRINTED IN U.S.A.