#### 查询SN54ALS561A 供应商

- Carry Output for n-Bit Cascading
- Buffer-Type Outputs Drive Bus Lines Directly
- Choice of Asynchronous or Synchronous Clearing and Loading
- Internal Look-Ahead Circuitry for Fast Cascading
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs


#### description

These binary counters are programmable and offer synchronous and asynchronous clearing as well as synchronous and asynchronous loading. All synchronous functions are executed on the positive-going edge of the clock.

The clear function is initiated by applying a low level to either asynchronous clear (ACLR) or synchronous clear (SCLR). ACLR (direct clear) overrides all other functions of the device, while SCLR overrides only the other synchronous functions. Data is loaded from the A, B, C, and D inputs by applying a low level to asynchronous load (ALOAD) or by the combination of a low level synchronous load (SLOAD) and at а positive-going clock transition. The counting function is enabled only when enable P (ENP), enable T (ENT), ACLR, ALOAD, SCLR, and SLOAD are all high.

### 邦, 专业PCBISN 54AL 8561 A 常いす SYNCHRONOUS 4-BIT COUNTERS WITH 3-STATE OUTPUTS

SDAS225A - DECEMBER 1982 - REVISED JANUARY 1995



A high level at the output-enable  $(\overline{OE})$  input forces the Q outputs into the high-impedance state, and a low level enables those outputs. Counting is independent of  $\overline{OE}$ . ENT is fed forward to enable the ripple-carry output (RCO) to produce a high-level pulse while the count is maximum (15). The clocked carry output (CCO) produces a high-level pulse for a duration equal to that of the low level of the clock when RCO is high and the counter is enabled (ENP and ENT are high); otherwise, CCO is low. CCO does not have the glitches commonly associated with a ripple-carry output. Cascading is normally accomplished by connecting RCO or CCO of the first counter to ENT of the next counter. However, for very high-speed counting, RCO should be used for cascading because CCO does not become active until the clock returns to the low level.

The SN54ALS561A is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALS561A is characterized for operation from 0°C to 70°C.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments Instandard warranty. Production processing does not necessarily include testing of all parameters.




## SN54ALS561A, SN74ALS561A **SYNCHRONOUS 4-BIT COUNTERS** WITH 3-STATE OUTPUTS

SDAS225A - DECEMBER 1982 - REVISED JANUARY 1995

	FUNCTION TABLE									
		INPUTS						OPERATION		
OE	ACLR	ALOAD	SCLR	SLOAD	ENT	ENP	CLK	OPERATION		
Н	Х	Х	Х	Х	Х	Х	Х	Q outputs disabled		
L	L	Х	Х	Х	Х	Х	Х	Asynchronous clear		
L	н	L	Х	Х	Х	Х	Х	Asynchronous load		
L	н	н	L	Х	Х	Х	$\uparrow$	Synchronous clear		
L	н	н	н	L	Х	Х	$\uparrow$	Synchronous load		
L	н	н	н	Н	Н	Н	$\uparrow$	Count		
L	н	н	н	Н	L	Х	Х	Inhibit counting		
L	Н	Н	Н	Н	Х	L	Х	Inhibit counting		


logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



# SN54ALS561A, SN74ALS561A **SYNCHRONOUS 4-BIT COUNTERS** WITH 3-STATE OUTPUTS SDAS225A – DECEMBER 1982 – REVISED JANUARY 1995




logic diagram (positive logic)



#### SN54ALS561A, SN74ALS561A SYNCHRONOUS 4-BIT COUNTERS WITH 3-STATE OUTPUTS SDAS225A - DECEMBER 1982 - REVISED JANUARY 1995

#### typical load, count, and inhibit sequences





SDAS225A – DECEMBER 1982 – REVISED JANUARY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub>	
Input voltage, V <sub>1</sub>	
Operating free-air temperature range, T <sub>A</sub> : SN54ALS561A	
SN74ALS561A	0°C to 70°C
Storage temperature range	$\dots \dots -65^{\circ}C$ to $150^{\circ}C$

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

				SN54ALS561A			SN74ALS561A			LINUT
				MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage			4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
lou	High-level output current	Q outputs				-1			-2.6	
ЮН	nigh-level output current	CCO and RCO			-0.4			-0.4	mA	
	Low-level output current	Q outputs				12			24	mA
IOL		CCO and RCO			4			8		
fclock	Clock frequency					20	0		30	MHz
	Pulse duration	ACLR or ALOAD low		20			15			ns
tw		CLK high		20			16.5			
		CLK low		25			16.5			
	Setup time before CLK <sup>↑</sup>	ENP, ENT	High	25			20			
			Low	25			20			
		Data at A, B, C, D		25			20			l l
		SCLR	Low	21			15			~~
<sup>t</sup> su			High (inactive)	35			30			ns
		SLOAD	Low	20			15			
			High (inactive)	35			30			
		ACLR or ALOAD inactive		12			10			
t <sub>h</sub>	Hold time after CLK↑ for da	ata, ENP, ENT, SCLR	0			0			ns	
Тд	Operating free-air temperature			-55		125	0		70	°C



# SN54ALS561A, SN74ALS561A **SYNCHRONOUS 4-BIT COUNTERS** WITH 3-STATE OUTPUTS SDAS225A – DECEMBER 1982 – REVISED JANUARY 1995

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SNS	SN54ALS561A			SN74ALS561A			
		TEST CO	MIN	TYP†	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT		
		$V_{CC} = 4.5 V$ , $I_{I} = -18 mA$				-1.5			-1.5	V	
VOH	All outputs	V <sub>CC</sub> = 4.5 V to 5.5 V,	I <sub>OH</sub> = -0.4 mA	V <sub>CC</sub> -2	2		Vcc-2	2			
	Q outputs	V <sub>CC</sub> = 4.5 V	$I_{OH} = -1 \text{ mA}$	2.4	3.3					V	
			I <sub>OH</sub> = -2.6 mA				2.4	3.2			
M	O outputo	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	V	
	Q outputs		I <sub>OL</sub> = 24 mA					0.35	0.5		
VOL	CCO and RCO	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 4 mA		0.25	0.4		0.25	0.4		
			I <sub>OL</sub> = 8 mA					0.35	0.5		
IOZH		V <sub>CC</sub> = 5.5 V,	$V_{O} = 2.7 V$			20			20	μA	
IOZL		V <sub>CC</sub> = 5.5 V,	$V_{O} = 0.4 V$			-20			-20	μA	
1.	ENP and ENT		V <sub>I</sub> = 7 V			0.2			0.2	mA	
ł	Other inputs	V <sub>CC</sub> = 5.5 V,				0.1			0.1		
I	ENP and ENT		V <sub>1</sub> = 2.7 V			40			40	μΑ	
IН	Other inputs	V <sub>CC</sub> = 5.5 V,				20			20	μΑ	
IIL		V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA	
. +	CCO and RCO	N 55N	V <sub>O</sub> = 2.25 V	-15		-70	-15		-70	A	
10‡	Q	V <sub>CC</sub> = 5.5 V,		-20		-112	-30		-112	mA	
			Outputs high		17	27		17	27		
ICC		$V_{CC} = 5.5 V$	Outputs low		21	33		21	33	mA	
			Outputs disabled		22	36		22	36		

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



# SN54ALS561A, SN74ALS561A SYNCHRONOUS 4-BIT COUNTERS WITH 3-STATE OUTPUTS SDAS225A - DECEMBER 1982 - REVISED JANUARY 1995

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CL R1 R2	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to MAX <sup>†</sup>				
			SN54AL		SN74AL			
			MIN	MAX	MIN	MAX	1	
f <sub>max</sub>			20		30		MHz	
<sup>t</sup> PLH	CLK	Any Q	4	15	4	12	ns	
<sup>t</sup> PHL	GER	Ally Q	5	21	5	18	113	
<sup>t</sup> PLH	CLK	RCO	9	35	9	29	ns	
<sup>t</sup> PHL	GER		8	29	8	24		
<sup>t</sup> PLH	CLK	ссо	8	35	8	26	ns	
<sup>t</sup> PHL	OER	000	5	20	5	16		
<sup>t</sup> PLH	ALOAD	Any Q	10	38	10	35	ns	
<sup>t</sup> PHL	ALUAD	Ally Q	7	27	7	23		
<sup>t</sup> PLH	ALOAD	RCO	15	50	15	40	ns	
<sup>t</sup> PHL	ALUAD		12	35	12	30		
<sup>t</sup> PLH	ALOAD	ссо	25	65	25	55	ns	
<sup>t</sup> PHL	ALUAD		12	42	12	33		
<sup>t</sup> PLH		Any Q	8	35	8	30	ns	
<sup>t</sup> PHL	A, B, C, or D	Ally Q	7	27	7	22		
<sup>t</sup> PLH	ENT	RCO	5	20	5	16	ns	
<sup>t</sup> PHL	ENI	KOO	4	18	4	14		
<sup>t</sup> PLH	ENT	CCO	12	35	12	32	ns	
<sup>t</sup> PHL			4	15	4	12	113	
<sup>t</sup> PLH	ENP	ссо	5	22	5	18	ns	
<sup>t</sup> PHL	ENP		4	14	4	12	115	
<sup>t</sup> PHL	ACLR	Any Q	7	28	7	22	ns	
<sup>t</sup> PZH	OE	Amy 0	5	24	5	19		
<sup>t</sup> PZL		Any Q	8	28	8	23	ns	
<sup>t</sup> PHZ	OE	Amy ()	2	12	2	10	200	
<sup>t</sup> PLZ		Any Q	2	20	4	15	ns	


#### switching characteristics (see Figure 1)

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



## SN54ALS561A, SN74ALS561A SYNCHRONOUS 4-BIT COUNTERS WITH 3-STATE OUTPUTS

SDAS225A - DECEMBER 1982 - REVISED JANUARY 1995



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics:  $PRR \le 1$  MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuits and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated