# 捷多邦,专业PCB打样工厂,2**SN75764股**,SN75162B OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVERS


SLLS005B - OCTOBER 1980 - REVISED MAY 1995

- Meets IEEE Standard 488-1978 (GPIB)
- 8-Channel Bidirectional Transceivers
- Power-Up/Power-Down Protection (Glitch Free)
- Designed to Implement Control Bus Interface
- SN75161B Designed for Single Controller
- SN75162B Designed for Multiple Controllers
- High-Speed, Low-Power Schottky Circuitry
- Low Power Dissipation . . . 72 mW Max Per Channel
- Fast Propagation Times . . . 22 ns Max
- High-Impedance pnp Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Bus-Terminating Resistors Provided on Driver Outputs
- No Loading of Bus When Device Is Powered Down (V<sub>CC</sub> = 0)


### description


The SN75161B and SN75162B eight-channel, general-purpose interface bus transceivers are monolithic, high-speed, low-power Schottky devices designed to meet the requirements of IEEE Standard 488-1978. Each transceiver is designed to provide the bus-management and data-transfer signals between operating units of a single- or multiple-controller instrumentation system. When combined with the SN75160B octal bus transceiver, the SN75161B or SN75162B provides the complete 16-wire interface for the IEEE-488 bus.

The SN75161B and SN75162B feature eight driver-receiver pairs connected in a front-to-back configuration to form input/output (I/O) ports at both the bus and terminal sides. A power-up/-down disable circuit is included on all bus and receiver outputs. This provides glitch-free operation during  $V_{CC}$  power up and power down.



SN75162B...DW PACKAGE





NC-No internal connection

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLS005B - OCTOBER 1980 - REVISED MAY 1995

### description (continued)

The direction of data through these driver-receiver pairs is determined by the DC, TE, and SC (on SN75162B) enable signals. The SC input on the SN75162B allows the REN and IFC transceivers to be controlled independently.

The driver outputs (GPIB I/O ports) feature active bus-terminating resistor circuits designed to provide a high impedance to the bus when supply voltage  $V_{CC}$  is 0. The drivers are designed to handle loads up to 48 mA of sink current. Each receiver features pnp transistor inputs for high input impedance and hysteresis of 400 mV for increased noise immunity. All receivers have 3-state outputs to present a high impedance to the terminal when disabled.

The SN75161B and SN75162B are characterized for operation from 0°C to 70°C.

#### **Function Tables**

#### **SN75161B RECEIVE/TRANSMIT**

CONTROLS			BUS-MANAGEMENT CHANNELS				DATA-TRANSFER CHANNELS			
DC	TE	ATN <sup>†</sup>	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD
			(Controlled by DC)					(C	ontrolled by	TE)
Н	Н	Н	R	т	R	R	Т	т	R	R
Н	Н	L	K	1	K	ĸ	R	'	K	ĸ
L	L	Н	т	R	т	Τ.	R	R	т	т —
L	L	L	'	K	I	ı	Т	K	I	I
Н	L	Х	R	T	R	R	R	R	Т	T
L	Н	Х	Т	R	Т	Т	Т	Т	R	R

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.

#### SN75162B RECEIVE/TRANSMIT

	CONTROLS				BUS-MANAGEMENT CHANNELS					DATA-TRANSFER CHANNELS		
sc	DC	TE	ATN <sup>†</sup>	ATN <sup>†</sup>	SRQ	REN	IFC	EOI	DAV	NDAC	NRFD	
				(Controll	ed by DC)	(Controlle	ed by SC)		(Co	ntrolled by	TE)	
	Н	Н	Н	R	т			Т	т	R	R	
	Н	Н	L	, K	ı			R	'	N.		
	L	L	Н	_	R			R	R	т	т	
	L	L	L	'	N.			Т	K	'	'	
	Н	L	Х	R	Т			R	R	Т	Т	
	L	Н	Χ	Т	R			Т	Т	R	R	
Н						Т	Т					
L						R	R					

H = high level, L = low level, R = receive, T = transmit, X = irrelevant

Direction of data transmission is from the terminal side to the bus side, and the direction of data receiving is from the bus side to the terminal side. Data transfer is noninverting in both directions.



<sup>†</sup>ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

<sup>†</sup> ATN is a normal transceiver channel that functions additionally as an internal direction control or talk enable for EOI whenever the DC and TE inputs are in the same state. When DC and TE are in opposite states, the ATN channel functions as an independent transceiver only.

#### **CHANNEL-IDENTIFICATION TABLE**


NAME	IDENTITY	CLASS
DC	Direction Control	
TE	Talk Enable	Control
sc	System Control (SN75162B only)	
ATN	Attention	
SRQ	Service Request	
REN	Remote Enable	Bus
IFC	Interface Clear	Management
EOI	End of Identity	
DAV	Data Valid	
NDAC	Not Data Accepted	Data
NRFD	Not Ready for Data	Transfer

# SN75161B logic symbol<sup>†</sup>

#### DC 11 EN1/G4 TE 1 EN2/G5 EN3 ATN 13 <u>1</u> ⇔ $\triangleright$ **∀**1 1 П EOI 14 <sup>7</sup> EOI $\triangleright$ 3 � ⊽ <del>3</del> $\Box$ 1 9 SRQ 1♀ SRQ $\triangleright$ П 1 2 REN 19 REN **1** � $\triangleright$ **⊽** 1 ┚ 1 IFC 18 3 IFC 1 ♀ $\triangleright$ **71** 1 П DAV \_\_\_\_\_\_ 6 DAV 2≎ $\triangleright$ ∇**2** П 1 NDAC 17 4 NDAC <u>2</u> ⇔ $\triangleright$ **∇**2 1 ┚ 16 NRFD NRFD $\triangleright$ <u>2</u> ⇔ **⊽**2

- <sup>†</sup>This symbol is in accordance with IEEE Std 91-1984 and IEC Publication 617-12.
- ∇ Designates 3-state outputs


# **SN75161B logic diagram (positive logic)**






SLLS005B - OCTOBER 1980 - REVISED MAY 1995

# SN75162B logic symbol<sup>†</sup>



- †This symbol is in accordance with IEEE Std 91-1984 and IEC Publication 617-12.
- ∇ Designates 3-state outputs

# SN75162B logic diagram (positive logic)




Pin numbers shown are for the N package.



SLLS005B - OCTOBER 1980 - REVISED MAY 1995


## schematics of inputs and outputs



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage, V <sub>I</sub>	
Low-level driver output current, I <sub>OI</sub>	
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16) inch from the case for 10 seconds	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.





SLLS005B - OCTOBER 1980 - REVISED MAY 1995

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING
DW (20 pin)	1125 mW	9.0 mW/°C	720 mW
DW (24 pin)	1350 mW	10.8 mW/°C	864 mW
N (20 pin)	1150 mW	9.2 mW/°C	736 mW
N (22 pin)	1700 mW	13.6 mW/°C	1088 mW

# recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
High-level input voltage, VIH		2			V
Low-level input voltage, V <sub>IL</sub>				0.8	V
	Bus ports with 3-state outputs			-5.2	mA
High-level output current, IOH	Terminal ports			-800	μΑ
Laurianal autorit aumant I	Bus ports			48	4
Low-level output current, IOL	Terminal ports	rminal ports -800 s ports 48	16	mA	
Operating free-air temperature, TA		0		70	°C

SLLS005B - OCTOBER 1980 - REVISED MAY 1995

# electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TES	MIN	TYP	MAX	UNIT	
VIK	Input clamp voltage		$I_{I} = -18 \text{ mA}$			-0.8	-1.5	V
V <sub>hys</sub>	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT</sub> )	Bus	See Figure 7		0.4	0.65		V
Vat	High-level output voltage	Terminal	I <sub>OH</sub> = -800 μA		2.7	3.5		V
VOH <sup>‡</sup>	r ligh-level output voltage	Bus	$I_{OH} = -5.2 \text{ mA}$		2.5	3.3		V
Voi	/OI Low-level output voltage		$I_{OL} = 16 \text{ mA}$			0.3	0.5	V
VOL	Low-level output voltage	Bus	$I_{OL} = 48 \text{ mA}$			0.35	0.5	V
Ц	Input current at maximum input voltage	Terminal	V <sub>I</sub> = 5.5 V			0.2	100	μΑ
lн	High-level input current	Terminal and	$V_{I} = 2.7 \text{ V}$ $V_{I} = 0.5 \text{ V}$			0.1	20	μΑ
Ι <sub>Ι</sub> L	Low-level input current	control inputs				-10	-100	μΑ
Vuon	Voltage at bus port		Driver disabled	$I_{I(bus)} = 0$	2.5	3.0	3.7	V
VI/O(bus)	voltage at bus port		Driver disabled	$I_{I(bus)} = -12 \text{ mA}$			-1.5	V
	Current into bus port	Power on	Driver disabled	$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3			
				$V_{I(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$	0		-3.2	
				V <sub>I(bus)</sub> = 2.5 V to 3.7 V			2.5	mA
I <sub>I/O(bus)</sub>			Dilver diodoled	VI(bus) = 2.5 V to 6.7 V			-3.2	] ''''`
				$V_{I(bus)} = 3.7 \text{ V to 5 V}$	0		2.5	
				$V_{I(bus)} = 5 V \text{ to } 5.5 V$	0.7		2.5	
		Power off	$V_{CC} = 0$ ,	$V_{I(bus)} = 0 V to 2.5 V$			-40	μΑ
loo	Short-circuit output current	Terminal			-15	-35	-75	mA
los	Short-circuit output current	Bus				-50	-125	IIIA
ICC	Supply current		No load,	TE, DE, and SC low			110	mA
C <sub>I/O(bus)</sub>	Bus-port capacitance		$V_{CC} = 5 \text{ V to 0},$ $V_{I/O} = 0 \text{ to 2 V},$	f = 1 MHz		16		pF


<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C. ‡  $V_{OH}$  applies for 3-state outputs only.

SLLS005B - OCTOBER 1980 - REVISED MAY 1995

# switching characteristics, $V_{CC}$ = 5 V, $C_L$ = 15 pF, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	Terminal	Bus	C <sub>L</sub> = 30 pF,		14	20	ns
tPHL	Propagation delay time, high- to low-level output	Terminal	Bus	See Figure 1		14	20	113
tPLH	Propagation delay time, low- to high-level output	Terminal	Bus (SRQ, NDAC, NRFD)	C <sub>L</sub> = 30 pF, See Figure 1		29	35	ns
tPLH	Propagation delay time, low- to high-level output	Bus	Terminal	C <sub>L</sub> = 30 pF,		10	20	ns
tPHL	Propagation delay time, high- to low-level output			See Figure 2		15	22	
<sup>t</sup> PZH	Output enable time to high level		Bus (ATN,				60	
tPHZ	Output disable time from high level	TE,DC,	EOI, REN,	Soo Figure 2			45	ns
tPZL	Output enable time to low level	or SC	IFC, and	See Figure 3			60	ns
tPLZ	Output disable time from low level	]	DAV)				55	
<sup>t</sup> PZH	Output enable time to high level						55	
tPHZ	Output disable time from high level	TE,DC,	Terminal	Coo Figure 4			50	
tPZL	Output enable time to low level	SC	reminal	See Figure 4			45	ns
tPLZ	Output disable time from low level						55	


#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $Z_{O} = 50 \Omega$ .

Figure 1. Terminal-to-Bus Load Circuit and Voltage Waveforms




NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 ms,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_{\Gamma} \leq$ 

Figure 2. Bus-to-Terminal Load Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  6 ns,  $t_{\Gamma} \leq$  7 or  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  8 ns,  $t_{\Gamma} \leq$  9 ns,  $t_{\Gamma} \leq$  9

Figure 3. Bus Enable and Disable Times Load Circuit and Voltage Waveforms



#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. C<sub>I</sub> includes probe and jig capacitance.


B. The Input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  1 MHz, 50% duty cycle,  $t_f \leq$  6 ns,  $t_f \leq$  6 ns,  $t_O =$  50  $\Omega$ .

Figure 4. Terminal Enable and Disable Times Load Circuit and Voltage Waveforms



#### **TYPICAL CHARACTERISTICS**





**TERMINAL I/O PORTS** 


**OUTPUT VOLTAGE** ٧S **BUS INPUT VOLTAGE**  $V_{CC} = 5 V$ No Load 3.5 T<sub>A</sub> = 25°C 3 V<sub>O</sub> - Output Voltage - V 2.5 2 VIT-V<sub>IT+</sub> 1.5 1 0.5 0 0.2 0.4 0.6 8.0 1 1.2 1.4 1.6 1.8 V<sub>I</sub> - Bus Input Voltage - V Figure 7





**GPIB I/O PORTS** 


LOW-LEVEL OUTPUT VOLTAGE

#### **TYPICAL CHARACTERISTICS**









#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated