查询SN54ABT861供应商

捷多邦,专业PCB打样**SN54A/B可864世SN74ABT861** 10-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS199C – FEBRUARY 1991 – REVISED MAY 1997

- State-of-the-Art *EPIC-*II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- High-Impedance State During Power Up and Power Down
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic
 Small-Outline (DW) Package, Ceramic Chip
 Carriers (FK), and Plastic (NT) and
 Ceramic (JT) DIPs


description


The 'ABT861 are 10-bit transceivers designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing.

These devices allow noninverted data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic levels at the output-enable (OEAB and OEBA) inputs.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT861 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT861 is characterized for operation from -40°C to 85°C.





NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

CDIB is a trademark of Texas Instruments Incorporated.




SN54ABT861, SN74ABT861 **10-BIT TRANSCEIVERS** WITH 3-STATE OUTPUTS

SCBS199C - FEBRUARY 1991 - REVISED MAY 1997


FUNCTION TABLE								
INP	UTS							
OEAB	OEBA	OPERATION						
L	Н	A data to B bus						
н	L	B data to A bus						
н	Н	Isolation						
L	L	Latch A and B (A = B)						

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DW, JT, and NT packages.

logic diagram (positive logic)



To Nine Other Channels

Pin numbers shown are for the DW, JT, and NT packages.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	
Input voltage range, V _I (except I/O ports) (see Note 1)	
Current into any output in the low state, I _O : SN54ABT861	
SN74ABT861	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DW package	
NT package	67°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

				BT861	SN74ABT861		UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage				4.5	5.5	V
VIH	V _{IH} High-level input voltage				2		V
VIL	/IL Low-level input voltage					0.8	V
VI	Input voltage				0	VCC	V
ЮН	I _{OH} High-level output current					-32	mA
IOL	Low-level output current			48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	4	5		5	ns/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

SN54ABT861, SN74ABT861 10-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS199C - FEBRUARY 1991 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T _A = 25°C			SN54ABT861		SN74ABT861		LINUT
				MIN TYP [†]		MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
Vari		$V_{CC} = 5 V,$	$I_{OH} = -3 \text{ mA}$	3			3		3		v
VOH		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2		
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*				0.55	v
V _{hys}					100						mV
łı	Control inputs	V _{CC} = 5.5 V,	Vu = Voo or GND			±1		±1		±1	μA
.1	A or B ports					±100		±100		±100	μ
I_{OZPU}^{\ddagger} $\frac{V_{CC}}{OE} = 0 \text{ to } 2$		$\frac{V_{CC}}{OE} = 0 \text{ to } 2.1 \text{ V}, \text{ V}_{CC}$	D = 0.5 V to 2.7 V,			±50		±50		±50	μΑ
I_{OZPD}^{\ddagger} $\frac{V_{CC}}{OE} = 2.1 \text{ V to } 0, \text{ V}_{CC}$		O = 0.5 V to 2.7 V,			±50		2±50		±50	μΑ	
IOZH§		V _{CC} = 5.5 V,	V _O = 2.7 V			50	S	50		50	μΑ
I _{OZL} §		V _{CC} = 5.5 V,	$V_{O} = 0.5 V$			-50	00	-50		-50	μΑ
loff		$V_{CC} = 0,$	V _I or V _O \leq 4.5 V			±100	4d			±100	μΑ
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μA
۱ ₀ ¶		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-225#	-50	-225#	-50	-225#	mA
	A or B ports	V _{CC} = 5.5 V,	Outputs high		1	250		250		250	μΑ
ICC		$I_{O} = 0,$	Outputs low		24	38		38		38	mA
		$V_I = V_{CC}$ or GND	Outputs disabled		0.5	250		250		250	μΑ
∆ICC	Data inputs	a inputs $V_{CC} = 5.5 V$, One input at 3.4 V, Other inputs at V_{CC} or GND	Outputs enabled			1.5		1.5		1.5	
			Outputs disabled			1.5#		1.5#		1.5#	mA
	Control inputs	V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V_{CC} or GND				1.5		1.5		1.5	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			4.5						pF
Cio	A or B ports	V _O = 2.5 V or 0.5 V			10.5						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5$ V.

[‡] This parameter is characterized, but not production tested.

 $\$ The parameters IOZH and IOZL include the input leakage current.

¶ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This limit may vary among suppliers.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.




switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT861		SN74ABT861		UNIT
	(INPUT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	1	3.4	4.9	1	5.3	1	5.2	ns
^t PHL			1	3.2	4.4	1	5	1	4.9†	
^t PZH	OEAB or OEBA	B or A	1	3.5	5	1	6	1	5.9	ns
^t PZL			1	4.6	6	3	7	1	6.9	
^t PHZ	OEAB or OEBA	B or A	2.1	5.3	6.5	2.1	7.6	2.1	7.5	
^t PLZ		BUIA	1.5	5.3	6.6	2 1.5	7.2	1.5	7.1	ns

[†] This limit may vary among suppliers.



SN54ABT861, SN74ABT861 10-BIT TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS199C - FEBRUARY 1991 - REVISED MAY 1997



NOTES: A. C_L includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2.5 ns. t_f \leq 2.5 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated