



STK4162II

**AF Power Amplifier (Split Power Supply)
(35W + 35W min, THD = 0.4%)**


Features

- The STK4102II series (STK4162II) and STK4101V series (high-grade type) are pin-compatible in the output range of 6W to 50W and enable easy design.
- Small-sized package whose pin assignment is the same as that of the STK4101II series
- Built-in muting circuit to cut off various kinds of pop noise
- Greatly reduced heat sink due to substrate temperature 125°C guaranteed
- Excellent cost performance

Package Dimensions

unit: mm

4040



Specifications

Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{CC} max		±45	V
Thermal resistance	θ _{j-c}		2.1	°C/W
Junction Temperature	T _j		150	°C
Operating substrate temperature	T _c		125	°C
Storage temperature	T _{stg}		-30 to +125	°C
Available time for load short-circuit	t _s	V _{CC} = ±30V, R _L = 8Ω, f = 50Hz, P _o = 35W	2	s

Recommended Operating Conditions at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Recommended supply voltage	V _{CC}		±30	V
Load resistance	R _L		8	Ω




STK4162II

Operating Characteristics at $T_a = 25^\circ\text{C}$, $V_{CC} = \pm 30\text{V}$, $R_L = 8\Omega$, $R_g = 600\Omega$, $V_G = 40\text{dB}$,
 R_L : non-inductive load


Parameter	Symbol	Conditions	min	typ	max	Unit
Quiescent current	I_{CCO}	$V_{CC} = \pm 36\text{V}$	20	40	100	mA
Output power	P_o (1)	THD = 0.4%, $f = 20\text{Hz}$ to 20kHz	35			W
	P_o (2)	$V_{CC} = \pm 27\text{V}$, THD = 1.0%, $R_L = 4\Omega$, $f = 1\text{kHz}$	40			W
Total harmonic distortion	THD	$P_o = 1.0\text{W}$, $f = 1\text{kHz}$			0.3	%
Frequency response	f_L, f_H	$P_o = 1.0\text{W}$, $+0$ -3 dB		20 to 50k		Hz
Input impedance	r_i	$P_o = 1.0\text{W}$, $f = 1\text{kHz}$		55		$k\Omega$
Output noise voltage	V_{NO}	$V_{CC} = \pm 36\text{V}$, $R_g = 10k\Omega$			1.2	mVrms
Neutral voltage	V_N	$V_{CC} = \pm 36\text{V}$	-70	0	+70	mV
Muting voltage	V_M		-2	-5	-10	V

- Notes.
- For power supply at the time of test, use a constant-voltage power supply unless otherwise specified.
 - For measurement of the available time for load short-circuit and output noise voltage, use the specified transformer power supply shown right.
 - The output noise voltage is represented by the peak value on rms scale (VTVM) of average value indicating type. For AC power supply, use an AC stabilized power supply (50Hz) to eliminate the effect of flicker noise in AC primary line.




Specified Transformer Power Supply
(Equivalent to RP-25)

Equivalent Circuit




STK4162II







Sample Application Circuit : 35W min 2-channel AF power amplifier








Sample Printed Circuit Pattern for Application Circuit (Cu-foiled side)



STK4162II




STK4162II



STK4162II


Description of External Parts



C1, C2	<p>Input filter capacitors</p> <ul style="list-style-type: none"> A filter formed with R3 or R4 can be used to reduce noise at high frequencies.
C3, C4	<p>Input coupling capacitors</p> <ul style="list-style-type: none"> Used to block DC current. When the reactance of the capacitor increases at low frequencies, the dependence of $1/f$ noise on signal source resistance causes the output noise to worsen. It is better to decrease the reactance. To reduce the pop noise at the time of application of power, it is effective to increase C3, C4 that fix the time constant on the input side and to decrease C5, C6 on the NF side.
C5, C6	<p>NF capacitors</p> <ul style="list-style-type: none"> These capacitors fix the low cutoff frequency as shown below. $f_L = \frac{1}{2\pi \cdot C5 \cdot R5} \quad [\text{Hz}]$ <p>To provide the desired voltage gain at low frequencies, it is better to increase C5. However, do not increase C5 more than needed because the pop noise level becomes higher at the time of application of power.</p>
C15	<p>Decoupling capacitor</p> <ul style="list-style-type: none"> Used to eliminate the ripple components that mix into the input side from the power line (+V_{CC}).
C11, C12	<p>Bootstrap capacitors</p> <ul style="list-style-type: none"> When the capacitor value is decreased, the distortion is liable to be higher at low frequencies.
C9, C10	<p>Oscillation blocking capacitors</p> <ul style="list-style-type: none"> Must be inserted as close to the IC power supply pins as possible so that the power supply impedance is decreased to operate the IC stably. Electrolytic capacitors are recommended for C9, C10.
C14	<p>Capacitor for ripple filter</p> <ul style="list-style-type: none"> Capacitor for the TR10-used ripple filter in the IC system
C7	<p>Oscillation blocking capacitor</p> <ul style="list-style-type: none"> A polyester film capacitor, being excellent in temperature characteristic, frequency characteristic, is recommended for C7.
R3, R4	<p>Resistors for input filter</p>
R1, R2	<p>Input bias resistors</p> <ul style="list-style-type: none"> Used to bias the input pin potential to zero. These resistors fix the input impedance practically.
R5, R9 (R6, R10)	<p>These resistors fix voltage gain VG.</p> <p>It is recommended to use R5 (R6) = 560Ω, R9 (R10) = 56kΩ for VG = 40dB.</p> <ul style="list-style-type: none"> To adjust VG, it is desirable to change R5 (or R6). When R5 (or R6) is changed to adjust VG, R1 (=R2) =R9 (=R10) must be set to ensure V_N balance.
R11, R13 (R12, R14)	<p>Bootstrap resistors</p> <ul style="list-style-type: none"> The quiescent current is set by these resistors 2.2kΩ + 2.2kΩ. It is recommended to use this resistor value.
R21	<p>Resistor for ripple filter</p> <ul style="list-style-type: none"> (Limiting resistor for predriver transistor at the time of load short)
R18	<p>Used to ensure plus/minus balance at the time of clip.</p>
R19, R20	<p>Resistor for ripple filter</p> <ul style="list-style-type: none"> When muting TR11 is turned ON, current flows from ground to -V_{CC} through TR 11. It is recommended to use 1kΩ (1/2W) + 1kΩ (1/2W) allowing for the power that may be dissipated on that occasion.
R15, R16	<p>Oscillation blocking resistors</p>

STK4162II

Sample Application Circuit (protection circuit and muting circuit)



Thermal Design

The IC power dissipation of the STK4162II at the IC-operated mode is 46W max. at load resistance 8Ω and 81.0W max. at load resistance 4Ω (simultaneous drive of 2 channels) for continuous sine wave as shown in Figure 1 and 2.




Figure 1. STK4162II Pd - Po ($R_L = 8\Omega$)




Figure 2. STK4162II Pd - Po ($R_L = 4\Omega$)

STK4162II

In an actual application where a music signal is used, it is impractical to estimate the power dissipation based on the continuous signal as shown above, because too large a heat sink must be used. It is reasonable to estimate the power dissipation as 1/10 Po max. (EIAJ).

That is, Pd = 28.5W at 8Ω, Pd = 43.5W at 4Ω

Thermal resistance θc-a of a heat sink for this IC power dissipation (Pd) is fixed under conditions 1 and 2 shown below.

$$\text{Condition 1: } T_c = P_d \times \theta_{c-a} + T_a \leq 125^\circ\text{C} \dots \dots \dots (1)$$

where Ta : Specified ambient temperature
Tc : Operating substrate temperature

$$\text{Condition 2: } T_j = P_d \times (\theta_{c-a}) + P_d/4 \times (\theta_{j-c}) + T_a \leq 150^\circ\text{C} \dots \dots \dots (2)$$

where Tj : Junction temperature of power transistor

Assuming that the power dissipation is shared equally among the four power transistors (2 channels × 2), thermal resistance θj-c is 2.1°C/W and

$$P_d \times (\theta_{c-a} + 2.1/4) + T_a \leq 150^\circ\text{C} \dots \dots \dots (3)$$

Thermal resistance θc-a of a heat sink must satisfy inequalities (1) and (3).

Figure 3 shows the relation between Pd and θc-a given from (1) and (3) with Ta as a parameter.

[Example] The thermal resistance of a heat sink is obtained when the ambient temperature specified for a stereo amplifier is 50°C.

Assuming VCC = ±30V, RL = 8Ω,

VCC = ±27V, RL = 4Ω,

RL = 8Ω : Pd1 = 28.5W at 1/10 Po max.

RL = 4Ω : Pd2 = 43.5W at 1/10 Po max.

The thermal resistance of a heat sink is obtained from Figure 3.

RL = 8Ω : θc-a1 = 2.63°C/W

RL = 4Ω : θc-a2 = 1.72°C/W

Tj when a heat sink is used is obtained from (3).

RL = 8Ω : Tj = 139.9°C

RL = 4Ω : Tj = 147.7°C




Figure 3. STK4162II θc-a - Pd

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees, jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.