#### ADSP-21062CS-160 PCB 24

**High Performance Signal Processor for Communications, Graphics and Imaging Applications**

**Four Independent Buses for Dual Data Fetch, Instruction Fetch and Nonintrusive I/O 32-Bit IEEE Floating-Point Computation Units—**

**Dual-Ported On-Chip SRAM and Integrated I/O Peripherals—A Complete System-On-A-Chip**

**40 MIPS, 25 ns Instruction Rate, Single-Cycle Instruction**

**120 MFLOPS Peak, 80 MFLOPS Sustained Performance Dual Data Address Generators with Modulo and Bit-**

**Efficient Program Sequencing with Zero-Overhead**

**Super Harvard Architecture**

**Multiplier, ALU, and Shifter**

**Integrated Multiprocessing Features**

**Looping: Single-Cycle Loop Setup**

**SUMMARY**

**KEY FEATURES**

**Execution**

**Reverse Addressing**

# **ANALOG ADSP-2106x SHARC®**<br>DEVICES DSP Microcomputer Family **DSP Microcomputer Family**

# **ADSP-21062/ADSP-21062L**

**IEEE JTAG Standard 1149.1 Test Access Port and On-Chip Emulation**

**240-Lead Thermally Enhanced MQFP Package 225-Ball Plastic Ball Grid Array (PBGA)**

**32-Bit Single-Precision and 40-Bit Extended-Precision IEEE Floating-Point Data Formats or 32-Bit Fixed-Point Data Format**

#### **Parallel Computations**

**Single-Cycle Multiply and ALU Operations in Parallel with Dual Memory Read/Writes and Instruction Fetch**

**Multiply with Add and Subtract for Accelerated FFT Butterfly Computation**

#### **2 Mbit On-Chip SRAM**

**Dual-Ported for Independent Access by Core Processor and DMA**

**Off-Chip Memory Interfacing**

**4 Gigawords Addressable Programmable Wait State Generation, Page-Mode DRAM Support**



Figure 1. ADSP-21062/ADSP-21062L Block Diagram

SHARC is a registered trademark of Analog Devices, Inc.

REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its dise, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2000**

**DMA Controller**

- **10 DMA Channels for Transfers Between ADSP-21062 Internal Memory and External Memory, External Peripherals, Host Processor, Serial Ports, or Link Ports**
- **Background DMA Transfers at 40 MHz, in Parallel with Full-Speed Processor Execution**

**Host Processor Interface to 16- and 32-Bit Microprocessors Host Can Directly Read/Write ADSP-21062 Internal Memory**

#### **Multiprocessing**



### **TABLE OF CONTENTS**







# **SERIES**

#### **GENERAL NOTE**

This data sheet represents production released specifications for the ADSP-21062 (5 V) and ADSP-21062L  $(3.3 \text{ V})$  processors, for both 33 MHz and 40 MHz speed grades. The product name "ADSP-21062" is used throughout this data sheet to represent all devices, except where expressly noted.

#### **GENERAL DESCRIPTION**

The ADSP-21062 SHARC—Super Harvard Architecture Computer—is a signal processing microcomputer that offers new capabilities and levels of performance. The ADSP-21062 SHARCs are 32-bit processors optimized for high performance DSP applications. The ADSP-21062 builds on the ADSP-21000 DSP core to form a complete system-on-a-chip, adding a dualported on-chip SRAM and integrated I/O peripherals supported by a dedicated I/O bus.

Fabricated in a high speed, low power CMOS process, the ADSP-21062 has a 25 ns instruction cycle time and operates at 40 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle. Table I shows performance benchmarks for the ADSP-21062.

The ADSP-21062 SHARC represents a new standard of integration for signal computers, combining a high performance floating-point DSP core with integrated, on-chip system features

including a 2 Mbit SRAM memory (4 Mbit on the ADSP-21060), host processor interface, DMA controller, serial ports and link port and parallel bus connectivity for glueless DSP multiprocessing.

Figure 1 shows a block diagram of the ADSP-21062, illustrating the following architectural features:

Computation Units (ALU, Multiplier and Shifter) with a Shared Data Register File Data Address Generators (DAG1, DAG2) Program Sequencer with Instruction Cache Interval Timer On-Chip SRAM External Port for Interfacing to Off-Chip Memory and **Peripherals** Host Port and Multiprocessor Interface DMA Controller Serial Ports and Link Ports JTAG Test Access Port

Figure 2 shows a typical single-processor system. A multiprocessing system is shown in Figure 3.





### **ADSP-21000 FAMILY CORE ARCHITECTURE**

The ADSP-21062 includes the following architectural features of the ADSP-21000 family core. The ADSP-21062 processors are code- and function-compatible with the ADSP-21020.

### **Independent, Parallel Computation Units**

The arithmetic/logic unit (ALU), multiplier and shifter all perform single-cycle instructions. The three units are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit singleprecision floating-point, extended precision 40-bit floatingpoint, and 32-bit fixed-point data formats.



Figure 2. ADSP-21062 System

### **Data Register File**

A general purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port, 32-register (16 primary, 16 secondary) register file, combined with the ADSP-21000 Harvard architecture, allows unconstrained data flow between computation units and internal memory.

### **Single-Cycle Fetch of Instruction and Two Operands**

The ADSP-21062 features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see Figure 1). With its separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch two operands and an instruction (from the cache), all in a single cycle.

### **Instruction Cache**

The ADSP-21062 includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and two data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This allows full-speed execution of core, looped operations such as digital filter multiply-accumulates and FFT butterfly processing.

#### **Data Address Generators with Hardware Circular Buffers**

The ADSP-21062's two data address generators (DAGs) implement circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs of the ADSP-21062 contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reducing overhead, increasing performance and simplifying implementation. Circular buffers can start and end at any memory location.

### **Flexible Instruction Set**

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-21062 can conditionally execute a multiply, an add, a subtract and a branch, all in a single instruction.

### **ADSP-21062/ADSP-21062L FEATURES**

Augmenting the ADSP-21000 family core, the ADSP-21062 adds the following architectural features:

### **Dual-Ported On-Chip Memory**

The ADSP-21062 contains two megabits of on-chip SRAM, organized as two blocks of 1 Mbits each, which can be configured for different combinations of code and data storage. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor or DMA controller. The dual-ported memory and separate on-chip buses allow two data transfers from the core and one from I/O, all in a single cycle.

On the ADSP-21062, the memory can be configured as a maximum of 64K words of 32-bit data, 128K words of 16-bit data, 40K words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to two megabits. All of the memory can be accessed as 16-bit, 32-bit or 48-bit words.

A 16-bit floating-point storage format is supported, which effectively doubles the amount of data that may be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floatingpoint formats is done in a single instruction.

While each memory block can store combinations of code and data, accesses are most efficient when one block stores data, using the DM bus for transfers, and the other block stores instructions and data, using the PM bus for transfers. Using the DM bus and PM bus in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache. Single-cycle execution is also maintained when one of the data operands is transferred to or from off-chip, via the ADSP-21062's external port.

#### **Off-Chip Memory and Peripherals Interface**

The ADSP-21062's external port provides the processor's interface to off-chip memory and peripherals. The 4-gigaword offchip address space is included in the ADSP-21062's unified address space. The separate on-chip buses—for PM addresses, PM data, DM addresses, DM data, I/O addresses and I/O data—are multiplexed at the external port to create an external system bus with a single 32-bit address bus and a single 48-bit (or 32-bit) data bus.

Addressing of external memory devices is facilitated by on-chip decoding of high-order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The ADSP-21062 provides programmable memory wait states and external memory acknowledge controls to allow interfacing to DRAM and peripherals with variable access, hold and disable time requirements.

#### **Host Processor Interface**

The ADSP-21062's host interface allows easy connection to standard microprocessor buses, both 16-bit and 32-bit, with little additional hardware required. Asynchronous transfers at speeds up to the full clock rate of the processor are supported. The host interface is accessed through the ADSP-21062's external port and is memory-mapped into the unified address space. Four channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead.

The host processor requests the ADSP-21062's external bus with the host bus request (*HBR*), host bus grant (*HBG*), and ready (REDY) signals. The host can directly read and write the internal memory of the ADSP-21062, and can access the DMA channel setup and mailbox registers. Vector interrupt support is provided for efficient execution of host commands.

#### **DMA Controller**

The ADSP-21062's on-chip DMA controller allows zerooverhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions.

DMA transfers can occur between the ADSP-21062's internal memory and either external memory, external peripherals or a host processor. DMA transfers can also occur between the ADSP-21062's internal memory and its serial ports or link ports. DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-, 32-, or 48-bit words is performed during DMA transfers.

Ten channels of DMA are available on the ADSP-21062—two via the link ports, four via the serial ports, and four via the processor's external port (for either host processor, other ADSP-21062s, memory or I/O transfers). Four additional link port DMA channels are shared with serial port 1 and the external port. Programs can be downloaded to the ADSP-21062 using DMA transfers. Asynchronous off-chip peripherals can control two DMA channels using DMA Request/ Grant lines (*DMAR1-2*, *DMAG1-2*). Other DMA features

### **ADSP-21062/ADSP-21062L**

include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

### **Serial Ports**

The ADSP-21062 features two synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. The serial ports can operate at the full clock rate of the processor, providing each with a maximum data rate of 40 Mbit/s. Independent transmit and receive functions provide greater flexibility for serial communications. Serial port data can be automatically transferred to and from on-chip memory via DMA. Each of the serial ports offers TDM multichannel mode.

The serial ports can operate with little-endian or big-endian transmission formats, with word lengths selectable from 3 bits to 32 bits. They offer selectable synchronization and transmit modes as well as optional  $\mu$ -law or A-law companding. Serial port clocks and frame syncs can be internally or externally generated.

#### **Multiprocessing**

The ADSP-21062 offers powerful features tailored to multiprocessor DSP systems. The unified address space (see Figure 4) allows direct interprocessor accesses of each ADSP-21062's internal memory. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing up to six ADSP-21062s and a host processor. Master processor changeover incurs only one cycle of overhead. Bus arbitration is selectable as either fixed or rotating priority. Bus lock allows indivisible *read-modify-write* sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 240 Mbytes/s over the link ports or external port. *Broadcast writes* allow simultaneous transmission of data to all ADSP-21062s and can be used to implement reflective semaphores.

#### **Link Ports**

The ADSP-21062 features six 4-bit link ports that provide additional I/O capabilities. The link ports can be clocked twice per cycle, allowing each to transfer eight bits of data per cycle. Link port I/O is especially useful for point-to-point interprocessor communication in multiprocessing systems.

The link ports can operate independently and simultaneously, with a maximum data throughput of 240 Mbytes/s. Link port data is packed into 32- or 48-bit words, and can be directly read by the core processor or DMA-transferred to on-chip memory.

Each link port has its own double-buffered input and output registers. Clock/acknowledge handshaking controls link port transfers. Transfers are programmable as either transmit or receive.

#### **Program Booting**

The internal memory of the ADSP-21062 can be booted at system power-up from either an 8-bit EPROM, a host processor, or through one of the link ports. Selection of the boot source is controlled by the *BMS* (Boot Memory Select), EBOOT (EPROM Boot), and LBOOT (Link/Host Boot) pins. 32-bit and 16-bit host processors can be used for booting.



Figure 3. Shared Memory Multiprocessing System



Figure 4. ADSP-21062/ADSP-21062L Memory Map

### **DEVELOPMENT TOOLS**

The ADSP-21062 is supported with a complete set of software and hardware development tools, including an EZ-ICE In-Circuit Emulator, EZ-LAB® development board, EZ-KIT, and development software. The EZ-LAB contains an evaluation board with an ADSP-21062 (5 V) processor and provides a serial connection to your PC. The SHARC EZ-KIT combines the ADSP-21000 Family Development Software for the PC and the EZ-LAB ADSP-21062's Development Board in one package. The EZ-KIT contains in addition to the EZ-LAB development board, an optimizing compiler, assembler, instruction level simulator, run-time libraries, diagnostic utilities and a complete set of example programs.

The same EZ-ICE hardware can be used for the ADSP-21060/ ADSP-21061, to fully emulate the ADSP-21062, with the exception of displaying and modifying the two new SPORTS registers. The emulator will not display these two registers, but your code can use them.

Analog Devices' ADSP-21000 Family Development Software includes an easy to use Assembler based on an algebraic syntax, an Assembly Library/Librarian, a Linker, an Instruction-level Simulator, an ANSI C optimizing Compiler, the CBug™ C Source-Level Debugger, and a C Runtime Library including DSP and mathematical functions. The Optimizing Compiler includes Numerical C extensions based on the work of the ANSI Numerical C Extensions Group. Numerical C provides extensions to the C language for array selection, vector math operations, complex data types, circular pointers, and variably

CBug and SHARCPAC are trademarks of Analog Devices, Inc.  $\overline{\phantom{a}}$  LAB is a registered trademark of Analog Dev

dimensioned arrays. The ADSP-21000 Family Development Software is available for both the PC and Sun platforms.

The ADSP-21062 EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-21062 processor to monitor and control the target board processor during emulation. The EZ-ICE provides full-speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

Further details and ordering information are available in the *ADSP-21000 Family Hardware & Software Development Tools* data sheet (ADDS-210xx-TOOLS). This data sheet can be requested from any Analog Devices sales office, distributor or the Literature Center.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the SHARC processor family. Hardware tools include SHARC PC plug-in cards, multiprocessor SHARC VME boards, and daughter card modules with multiple SHARCs and additional memory. These modules are based on the SHARCPAC™ module specification. Third party software tools include an Ada compiler, DSP libraries, operating systems, and block diagram design tools.

### **ADDITIONAL INFORMATION**

This data sheet provides a general overview of the ADSP-21062 architecture and functionality. For detailed information on the ADSP-21000 Family core architecture and instruction set, refer to the *ADSP-21062 SHARC User's Manual, Second Edition*.

### **PIN FUNCTION DESCRIPTIONS**

ADSP-21062 pin definitions are listed below. All pins are identical on the ADSP-21062 and ADSP-21062L. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for *TRST*).

Unused inputs should be tied or pulled to VDD or GND, except for ADDR<sub>31-0</sub>, DATA<sub>47-0</sub>, FLAG<sub>3-0</sub>,  $\overline{\text{SW}}$ , and inputs that have internal pull-up or pull-down resistors (*CPA*, ACK, DTx,

DRx, TCLKx, RCLKx, LxDAT3-0, LxCLK, LxACK, TMS and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.









#### **TARGET BOARD CONNECTOR FOR EZ-ICE PROBE**

The ADSP-2106x EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-2106x's CLKIN, TMS, TCK, *TRST*, TDI, TDO, *EMU*, and GND signals be made accessible on the target system via a 14-pin connector (a 2 row  $\times$  7 pin strip header) such as that shown in Figure 5. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE. The total trace length between the EZ-ICE connector and the furthest device sharing the EZ-ICE JTAG pin should be limited to 15 inches maximum for guaranteed operation. This length restriction must include EZ-ICE JTAG signals that are routed to one or more ADSP-2106x devices, or a combination of ADSP-2106x devices and other JTAG devices on the chain.



Figure 5. Target Board Connector For ADSP-2106x EZ-ICE Emulator (Jumpers in Place)

### **ADSP-21062/ADSP-21062L**

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location — Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be  $0.1 \times 0.1$  inches. Pin strip headers are available from vendors such as 3M, McKenzie, and Samtec.

The BTMS, BTCK, *BTRST*, and BTDI signals are provided so that the test access port can also be used for board-level testing. When the connector is not being used for emulation, place jumpers between the BXXX pins and the XXX pins as shown in Figure 5. If you are not going to use the test access port for board testing, tie *BTRST* to GND and tie or pull up BTCK to VDD. The *TRST* pin must be asserted after power-up (through *BTRST* on the connector) or held low for proper operation of the ADSP-2106x. None of the BXXX pins (Pins 5, 7, 9, 11) are connected on the EZ-ICE probe.

The JTAG signals are terminated on the EZ-ICE probe as follows:



\**TRST* is driven low until the EZ-ICE probe is turned on by the emulator at software start-up. After software start-up, *TRST* is driven high.



Figure 6. JTAG Scan Path Connections for Multiple ADSP-2106x Systems

Figure 6 shows JTAG scan path connections for systems that contain multiple ADSP-2106x processors.

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping, and single-stepping multiple ADSP-2106xs in a *synchronous* manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.

If synchronous multiprocessor operations are needed and CLKIN is connected, clock skew between the multiple ADSP-21062 processors and the CLKIN pin on the EZ-ICE header *must be minimal*. If the skew is too large, synchronous operations may be off by one or more cycles between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN and

*EMU* should be treated as critical signals in terms of skew, and should be laid out as short as possible on your board. If TCK, TMS, and CLKIN are driving a large number of ADSP-21062s (more than eight) in your system, then treat them as a "clock tree" using multiple drivers to minimize skew. (See Figure 7 "JTAG Clock Tree" and "Clock Distribution" in the "High Frequency Design Considerations" section of the *ADSP-2106x User's Manual, Second Edition*.)

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, *EMU* and *TRST* are not critical signals in terms of skew.

For complete information on the SHARC EZ-ICE, see the *ADSP-21000 Family JTAG EZ-ICE User's Guide and Reference.*



Figure 7. JTAG Clocktree for Multiple ADSP-2106x Systems

## **ADSP-21062–SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS (5 V)**



**NOTES** 

1 Applies to input and bidirectional pins: DATA47-0, ADDR31-0, *RD*, *WR*, *SW*, ACK, *SBTS*, *IRQ*2-0, FLAG3-0, *HBG*, *CS*, *DMAR1*, *DMAR2*, *BR*6-1, ID2-0, RPBA, *CPA*, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, EBOOT, LBOOT, *BMS*, TMS, TDI, TCK, *HBR*, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1. 2 Applies to input pins: CLKIN, *RESET*, *TRST*.

### **ELECTRICAL CHARACTERISTICS (5 V)**



**NOTES** 

<sup>1</sup>Applies to output and bidirectional pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>,  $\overline{\text{MS}}_{3-0}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , PAGE, ADRCLK,  $\overline{\text{SW}}$ , ACK, FLAG<sub>3-0</sub>, TIMEXP,  $\overline{\text{HBG}}$ , REDY,  $\overline{\text{DMAG1}}$ , *DMAG2*, *BR*6-1, *CPA*, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, *BMS*, TDO, *EMU*, ICSA.

<sup>2</sup>See "Output Drive Currents" for typical drive current capabilities.<br><sup>3</sup>Applies to input pins: ACK SBTS, IRQ<sub>2-0</sub>, HBR, CS, DMARI, DMAR2, ID<sub>2-0</sub>, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK.

<sup>4</sup>Applies to input pins with internal pull-ups: DR0, DR1,  $\overline{\text{TRST}}$ , TMS, TDI.

15 Applies to three-statable pins: DATA47-0, ADDR31-0, *MS*3-0, *RD*, *WR*, PAGE, ADRCLK, *SW*, ACK, FLAG3-0, REDY, *HBG*, *DMAG1*, *DMAG2*, *BMS*, *BR*6–1,

TFS<sub>X</sub>, RFS<sub>X</sub>, TDO,  $\overline{EMU}$ . (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another ADSP-21062 is not requesting bus mastership.)

<sup>6</sup>Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>7</sup>Applies to  $\overline{CPA}$  pin.

<sup>9</sup>Applies to three-statable pins with internal pull-downs: LxDAT<sub>3-0</sub>, LxCLK, LxACK.

<sup>10</sup>Applies to ACK pin when keeper latch enabled.

<sup>11</sup>Applies to all signal pins.

12Guaranteed but not tested.

Specifications subject to change without notice.

<sup>&</sup>lt;sup>8</sup>Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another ADSP-21062L is not requesting bus mastership).

### **POWER DISSIPATION ADSP-21062 (5 V)**

These specifications apply to the internal power portion of V<sub>DD</sub> only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

**Operation** Peak Activity (I<sub>DDINPEAK</sub>) High Activity (I<sub>DDINHIGH</sub>) Low Activity (I<sub>DDINLOW</sub>) **Instruction Type** Multifunction Multifunction Multifunction Single Function **Instruction Fetch** Cache **Internal Memory** Internal Memory Internal Memory **Core Memory Access** 2 per Cycle (DM and PM) 1 per Cycle (DM) None **Internal Memory DMA** 1 per Cycle 1 per 2 Cycles 1 per 2 Cycles 1 per 2 Cycles

Specifications are based on the following operating scenarios:

To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

%*PEAK* ×  $I_{DDINPEAK}$  + %HIGH ×  $I_{DDINHIGH}$  + %LOW ×  $I_{DDINLOW}$  + %IDLE ×  $I_{DDIDLE}$  = power consumption

<b>Parameter</b>		<b>Test Conditions</b>	Max	<b>Units</b>
<b>IDDINPEAK</b>	Supply Current $(Internal)^1$	$t_{CK}$ = 30 ns, $V_{DD}$ = max	745	mA
		$t_{CK}$ = 25 ns, $V_{DD}$ = max	850	mA
<b>IDDINHIGH</b>	Supply Current (Internal) <sup>2</sup>	$t_{CK}$ = 30 ns, $V_{DD}$ = max	575	mA
		$t_{CK}$ = 25 ns, $V_{DD}$ = max	670	mA
<b>IDDINLOW</b>	Supply Current $(Internal)^2$	$t_{CK}$ = 30 ns, $V_{DD}$ = max	340	mA
		$t_{CK}$ = 25 ns, $V_{DD}$ = max	390	mA
IDDIDLE	Supply Current $(\text{Idle})^3$	$V_{DD}$ = max	200	mA

NOTES

 $\rm ^1$ The test program used to measure I $_{\rm DDINPEAK}$  represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

 $^{21}$  $\rm{DDNHIGH}$  is a composite average based on a range of high activity code.  $\rm{I}_{\rm{DDINLOW}}$  is a composite average based on a range of low activity code.

<sup>3</sup>Idle denotes ADSP-21062L state during execution of IDLE instruction.

### **ADSP-21062L–SPECIFICATIONS RECOMMENDED OPERATING CONDITIONS (3.3 V)**



#### **NOTES**

1 Applies to input and bidirectional pins: DATA47-0, ADDR31-0, *RD*, *WR*, *SW*, ACK, *SBTS*, *IRQ*2-0, FLAG3-0, *HBG*, *CS*, *DMAR1*, *DMAR2*, *BR*6-1, ID2-0, RPBA, *CPA*, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, EBOOT, LBOOT, *BMS*, TMS, TDI, TCK, *HBR*, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1. 2 Applies to input pins: CLKIN, *RESET*, *TRST*.

### **ELECTRICAL CHARACTERISTICS (3.3 V)**



NOTES

<sup>1</sup>Applies to output and bidirectional pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>,  $\overline{MS}_{3-0}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , PAGE, ADRCLK,  $\overline{SW}$ , ACK, FLAG<sub>3-0</sub>, TIMEXP,  $\overline{HBG}$ , REDY,  $\overline{DMAG1}$ , *DMAG2*, *BR*6-1, *CPA*, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, *BMS*, TDO, *EMU*, ICSA. <sup>2</sup>See "Output Drive Currents" for typical drive current capabilities.

<sup>6</sup>Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.

<sup>7</sup>Applies to *CPA* pin.

<sup>8</sup>Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another ADSP-21062L is not requesting bus mastership).

<sup>9</sup>Applies to three-statable pins with internal pull-downs: LxDAT<sub>3-0</sub>, LxCLK, LxACK.

<sup>12</sup>Guaranteed but not tested.

Specifications subject to change without notice.

<sup>13</sup> Applies to input pins: ACK *SBTS*, *IRQ*2-0, *HBR*, *CS*, *DMAR1*, *DMAR2*, ID2-0, RPBA, EBOOT, LBOOT, CLKIN, *RESET*, TCK.

<sup>&</sup>lt;sup>4</sup>Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.<br><sup>5</sup>Applies to three-statable pins: DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>, MS<sub>3-0</sub>, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG<sub>3-0</sub>, REDY, HBG, DMAG1, DMAG2, BMS, BR<sub>6-1</sub> TFS<sub>X</sub>, RFS<sub>X</sub>, TDO,  $\overline{EMU}$ . (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID<sub>2-0</sub> = 001 and another ADSP-21062 is not requesting bus mastership.)

<sup>10</sup>Applies to ACK pin when keeper latch enabled.

<sup>&</sup>lt;sup>11</sup>Applies to all signal pins.

### **POWER DISSIPATION ADSP-21062L (3.3 V)**

These specifications apply to the internal power portion of  $V_{DD}$  only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For a complete discussion of the code used to measure power dissipation, see the technical note "SHARC Power Dissipation Measurements."

Specifications are based on the following operating scenarios:



To estimate power consumption for a specific application, use the following equation where % is the amount of time your program spends in that state:

%*PEAK* × *IDDINPEAK + %HIGH* × *IDDINHIGH + %LOW* × *IDDINLOW + %IDLE* × *IDDIDLE = power consumption*

<b>Parameter</b>		<b>Test Conditions</b>	Max	Units
<b>IDDINPEAK</b>	Supply Current $(Internal)^1$	$t_{CK}$ = 30 ns, $V_{DD}$ = max	540	mA
		$t_{CK}$ = 25 ns, $V_{DD}$ = max	600	mA
<b>I</b> DDINHIGH	Supply Current $(Internal)^2$	$t_{CK}$ = 30 ns, $V_{DD}$ = max	425	mA
		$t_{CK}$ = 25 ns, $V_{DD}$ = max	475	mA
<b>IDDINLOW</b>	Supply Current $(Internal)^2$	$t_{CK}$ = 30 ns, $V_{DD}$ = max	250	mA
		$t_{CK}$ = 25 ns, $V_{DD}$ = max	275	mA
IDDIDLE	Supply Current $(\text{Idle})^3$	$V_{DD}$ = max	180	mA

NOTES

<sup>1</sup>The test program used to measure I<sub>DDINPEAK</sub> represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified.

 ${}^{2}I_{\text{DDINHIGH}}$  is a composite average based on a range of high activity code.  $I_{\text{DDINLOW}}$  is a composite average based on a range of low activity code.

<sup>3</sup>Idle denotes ADSP-21062L state during execution of IDLE instruction.

#### **ABSOLUTE MAXIMUM RATINGS (5 V DEVICE)\***



\*Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD SENSITIVITY**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-21062 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

### **TIMING SPECIFICATIONS**

#### **GENERAL NOTES**

Two speed grades of the ADSP-21062 will be offered, 40 MHz and 33.3 MHz. The specifications shown are based on a CLKIN frequency of 40 MHz ( $t_{CK}$  = 25 ns). The DT derating allows specifications at other CLKIN frequencies (within the min–max range of the  $t_{CK}$  specification; see Clock Input below). DT is the difference between the actual CLKIN period and a CLKIN period of 25 ns:

#### $DT = t_{CK} - 25$  *ns*

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive longer times.

For voltage reference levels, see Figure 27 under Test Conditions.

### **ABSOLUTE MAXIMUM RATINGS (3.3 V DEVICE)\***

**ADSP-21062/ADSP-21062L**



\*Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



*Timing Requirements* apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

 $(O/D) = Open Drain$  $(A/D)$  = Active Drive







Figure 8. Clock Input



NOTES

1Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 2000 CLKIN cycles while RESET is low, assuming stable  $V_{DD}$  and CLKIN (not including start-up time of external clock oscillator).

<sup>2</sup>Only required if multiple ADSP-21062s must come out of reset synchronous to CLKIN with program counters (PC) equal (i.e., for a SIMD system). Not required for multiple ADSP-21062s communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes itself automatically after reset.



Figure 9. Reset



NOTES

<sup>1</sup>Only required for  $\overline{\text{IRQx}}$  recognition in the following cycle.

<sup>2</sup>Applies only if  $t_{SIR}$  and  $t_{HIR}$  requirements are not met.



Figure 10. Interrupts





Figure 11. Timer



#### NOTE

1 Flag inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.



Figure 12. Flags

#### **Memory Read—Bus Master**

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21062 is the bus master accessing external memory space. These switching characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write – Bus Master below). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).



 $W =$  (number of wait states specified in WAIT register)  $\times$  t<sub>CK.</sub>

HI = t<sub>CK</sub> (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

 $H = t_{CK}$  (if an address hold cycle occurs as specified in WAIT register; otherwise  $H = 0$ ).

#### NOTES

<sup>1</sup>Data Delay/Setup: User must meet t<sub>DAD</sub> or t<sub>DRLD</sub> or synchronous spec t<sub>SSDATI</sub>.

<sup>2</sup>Data Hold: User must meet t<sub>HDA</sub> or t<sub>HDRH</sub> or synchronous spec t<sub>HSDATI</sub>. See *System Hold Time Calculatio*n under Test Conditions for the calculation of hold times given capacitive and dc loads.

 ${}^{3}\text{ACK Delay/Setup: User must meet }t_{\text{DAAK}}$  or t<sub>DSAK</sub> or synchronous specification  $t_{\text{SACK}}$  for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).

4 The falling edge of *MS*x, *SW*, *BMS* is referenced.



Figure 13. Memory Read—Bus Master

### **Memory Write—Bus Master**

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21062 is the bus master accessing external memory space. These switching

characteristics also apply for bus master synchronous read/write timing (see Synchronous Read/Write–Bus Master). If these timing requirements are met, the synchronous read/write timing can be ignored (and vice versa).



 $W =$  (number of wait states specified in WAIT register)  $\times$  t<sub>CK</sub>.

 $H = t_{CK}$  (if an address hold cycle occurs, as specified in WAIT register; otherwise  $H = 0$ ).

 $I = t_{CK}$  (if a bus idle cycle occurs, as specified in WAIT register; otherwise  $I = 0$ ).

#### NOTES

<sup>1</sup>ACK Delay/Setup: User must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub> for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).

2 The falling edge of *MS*x, *SW*, *BMS* is referenced.

3 See *System Hold Time Calculation* under Test Conditions for calculation of hold times given capacitive and dc loads.



Figure 14. Memory Write—Bus Master

### **Synchronous Read/Write—Bus Master**

Use these specifications for interfacing to external memory systems that require CLKIN—relative timing or for accessing a slave ADSP-21062 (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes (see Memory Read—Bus Master and Memory Write—Bus Master).

When accessing a slave ADSP-21062, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see Synchronous Read/Write—Bus Slave). The slave ADSP-21062 must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.



W = (number of Wait states specified in WAIT register)  $\times t_{CK}$ .

NOTES

<sup>1</sup>The falling edge of  $\overline{\text{MS}}$ x,  $\overline{\text{SW}}$ ,  $\overline{\text{BMS}}$  is referenced.

<sup>2</sup>ACK Delay/Setup: User must meet t<sub>DAAK</sub> or t<sub>DSAK</sub> or synchronous specification t<sub>SACKC</sub> for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).

3 See *System Hold Time Calculation* under Test Conditions for calculation of hold times given capacitive and dc loads.



Figure 15. Synchronous Read/Write—Bus Master

#### **Synchronous Read/Write—Bus Slave**

Use these specifications for ADSP-21062 bus master accesses of a slave's IOP registers or internal memory (in multiprocessor

memory space). The bus master must meet these (bus slave) timing requirements.



NOTES

 $^{11}$ <sub>tSRWLI</sub> (min) = 9.5 + 5DT/16 when Multiprocessor Memory Space Wait State (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, t  $_{\tt SRWLL}$  (min)  $= 4 + DT/8.$ 

2 See *System Hold Time Calculation* under Test Conditions for calculation of hold times given capacitive and dc loads.

 $^3$ t<sub>DACKAD</sub> is true only if the address and  $\overline{\rm SW}$  inputs have setup times (before CLKIN) greater than 10 + DT/8 and less than 19 + 3DT/4. If the address and  $\overline{\rm SW}$  inputs have setup times greater than  $19 + 3DT/4$ , then ACK is valid  $14 + DT/4$  (max) after CLKIN. A slave that sees an address with an M field match will respond with ACK regardless of the state of MMSWS or strobes. A slave will three-state ACK every cycle with t ACKTR.



Figure 16. Synchronous Read/Write—Bus Slave

### **Multiprocessor Bus Request and Host Bus Request**

Use these specifications for passing of bus mastership between multiprocessing ADSP-21062s (*BR*x) or a host processor (*HBR*, *HBG*).



NOTES

<sup>1</sup>For first asynchronous access after  $\overline{\text{HBR}}$  and  $\overline{\text{CS}}$  asserted, ADDR<sub>31-0</sub> must be a non-MMS value 1/2 t<sub>CK</sub> before  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$  goes low or by t<sub>HBGRCSV</sub> after  $\overline{\text{HBG}}$  goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted. See the "Host Processor Control of the ADSP-21062" section in the *ADSP-21062 SHARC User's Manual, Second Edition*.

<sup>2</sup>Only required for recognition in the current cycle.

3 *CPA* assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.

 $^{4}$ (O/D) = open drain, (A/D) = active drive.





### **Asynchronous Read/Write—Host to ADSP-21062**

Use these specifications for asynchronous host processor accesses of an ADSP-21062, after the host has asserted *CS* and *HBR* (low). After *HBG* is returned by the ADSP-21062, the host can

drive the *RD* and *WR* pins to access the ADSP-21062's internal memory or IOP registers. *HBR* and *HBG* are assumed low for this timing.



NOTE

<sup>1</sup>Not required if  $\overline{\rm RD}$  and address are valid t<sub>HBGRCSV</sub> after  $\overline{\rm HBG}$  goes low. For first access after  $\overline{\rm HBR}$  asserted, ADDR<sub>31-0</sub> must be a non-MMS value 1/2 t<sub>CLK</sub> before  $\overline{\rm RD}$ or WR goes low or by t<sub>HBGRCSV</sub> after HBG goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted. See the "Host Processor Control of the ADSP-21062" section in the *ADSP-21062 SHARC User's Manual, Second Edition.*



**O/D = OPEN DRAIN, A/D = ACTIVE DRIVE**

Figure 18a. Synchronous REDY Timing





**Three-State Timing—Bus Master, Bus Slave, HBR, SBTS** These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN

and the *SBTS* pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the *SBTS* pin.



#### NOTES

1 Strobes = *RD*, *WR*, *SW*, PAGE, *DMAG*.

<sup>2</sup>In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write.

3 Memory Interface = Address, *RD*, *WR*, *MS*x, *SW*, PAGE, *DMAG*x, *BMS* (in EPROM boot mode).



Figure 19a. Three-State Timing (Bus Transition Cycle, SBTS Assertion)



Figure 19b. Three-State Timing (Host Transition Cycle)

#### **DMA Handshake**

These specifications describe the three DMA handshake modes. In all three modes DMAR is used to initiate transfers. For handshake mode, DMAG controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the ADDR<sub>31-0</sub>,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{SW}$ , PAGE,  $\overline{MS}_{3-0}$ , ACK, and *DMAG* signals. For Paced Master mode, the data

transfer is controlled by ADDR31-0,  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{MS}_{3-0}$ , and ACK (not *DMAG*). For Paced Master mode, the Memory Read–Bus Master, Memory Write–Bus Master, and Synchronous Read/ Write–Bus Master timing specifications for ADDR31-0, *RD*, *WR*,  $\overline{\text{MS}}_{3-0}$ ,  $\overline{\text{SW}}$ , PAGE, DATA47-0, and ACK also apply.



 $W =$  (number of wait states specified in WAIT register)  $\times t_{CK}$ .

HI = t<sub>CK</sub> (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).

NOTES

<sup>1</sup>Only required for recognition in the current cycle.

2 tSDATDGL is the data setup requirement if *DMAR*x is not being used to hold off completion of a write. Otherwise, if *DMAR*x low holds off completion of the write, the data can be driven t<sub>DATDRH</sub> after  $\overline{\text{DMAR}}$ x is brought high.

 $3$ <sup>1</sup>t<sub>VDATDGH</sub> is valid if  $\overline{DMAR}$ x is not being used to hold off completion of a read. If  $\overline{DMAR}$ x is used to prolong the read, then t<sub>VDATDGH</sub> = 8 + 9DT/16 + (n × t<sub>CK</sub>) where *n* equals the number of extra cycles that the access is prolonged.

4 See *System Hold Time Calculation* under Test Conditions for calculation of hold times given capacitive and dc loads.



 **TIMING SPECIFICATIONS FOR ADDR31-0, RD, WR, SW, MS3-0 AND ACK ALSO APPLY HERE.**

Figure 20. DMA Handshake Timing

#### **Link Ports: 1** - **CLK Speed Operation**



NOTES

<sup>1</sup>LACK will go low with t<sub>DLALC</sub> relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receiver's link buffer is not about to fill.<br><sup>2</sup>Only required for interrupt recognition in the c

### Link Ports: 2  $\times$  CLK Speed Operation

Calculation of link receiver data setup and hold relative to link clock is required to determine the maximum allowable skew that can be introduced in the transmission path between LDATA and LCLK. Setup skew is the maximum delay that can be introduced in LDATA relative to LCLK, (setup skew =  $t_{\text{LCLKTWH}}$  $min - t_{DLDCH} - t_{SLDCL}$ ). Hold skew is the maximum delay that can be introduced in LCLK relative to LDATA, (hold skew =  $t_{\text{LCLKTWL}}$  min –  $t_{\text{HLDCH}}$  –  $t_{\text{HLDCL}}$ ). Calculations made directly

from  $2 \times$  speed specifications will result in unrealistically small skew times because they include multiple tester guardbands. The setup and hold skew times shown below are calculated to include only one tester guardband.





### NOTE

<sup>1</sup>LACK will go low with t<sub>DLALC</sub> relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receiver's link buffer is not about to fill.



THE t<sub>SLACH</sub> REQUIREMENT APPLIES TO THE RISING EDGE OF LCLK ONLY FOR THE FIRST NIBBLE TRANSMITTED.

#### *RECEIVE*



#### *LINK PORT ENABLE/THREE-STATE DELAY FROM INSTRUCTION*



**LINK PORT ENABLE OR THREE-STATE TAKES EFFECT TWO CYCLES AFTER A WRITE TO A LINK PORT CONTROL REGISTER.**

### *LINK PORT INTERRUPT SETUP TIME*



Figure 21. Link Ports

**Serial Ports**



To determine whether communication is possible between two devices at clock speed *n,* the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

#### NOTES

<sup>1</sup>Referenced to sample edge.

2 RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge. <sup>3</sup>Referenced to drive edge.

4 Applies only to gated serial clock mode used for serial port system I/O in mesh multiprocessing systems.

 $5MCE = 1$ , TFS enable and TFS valid follow  $t_{DDTLFSE}$  and  $t_{DDTENFS}$ .



**NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.**



**NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.**



Figure 22. Serial Ports



*EXTERNAL RFS with MCE = 1, MFD = 0*





Figure 23. External Late Frame Sync

#### **JTAG Test Access Port and Emulation**



NOTES

1 System Inputs = DATA47-0, ADDR31-0, *RD*, *WR*, ACK, *SBTS*, *SW*, *HBR*, *HBG*, *CS*, *DMAR1*, *DMAR2*, *BR*6-1, ID2-0, RPBA, *IRQ*2-0, FLAG3-0, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT<sub>3-0</sub>, LxCLK, LxACK, EBOOT, LBOOT, BMS, CLKIN, RESET.<br><sup>2</sup>System Outputs = DATA<sub>47-0</sub>, ADDR<sub>31-0</sub>, MS<sub>3-0</sub>, RD, WR, ACK, PAGE, ADRCLK, SW, HBG, REDY, DMAG1, DMAG2, BR DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, *BMS*.



### Figure 24. IEEE 11499.1 JTAG Test Access Port

### **OUTPUT DRIVE CURRENTS**

Figure 28 shows typical I-V characteristics for the output drivers of the ADSP-21062. The curves represent the current drive capability of the output drivers as a function of output voltage.

#### **POWER DISSIPATION**

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Internal power dissipation is calculated in the following way:

 $P_{INT} = I_{DDIN} \times V_{DD}$ 

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which they can switch (f)
- their load capacitance (C)
- their voltage swing  $(V_{DD})$

and is calculated by:

$$
P_{EXT} = O \times C \times V_{DD}^2 \times f
$$

The load capacitance should include the processor's package capacitance  $(C_{\text{IN}})$ . The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of  $1/(2t_{CK})$ . The write strobe can switch every cycle at a frequency of  $1/t_{CK}$ . Select pins switch at  $1/(2t_{CK})$ , but selects can switch on each cycle.

#### *Example:*

Estimate  $P_{\text{EXT}}$  with the following assumptions:

- –A system with one bank of external data memory RAM (32-bit)
- –Four  $128K \times 8$  RAM chips are used, each with a load of 10 pF
- –External data memory writes occur every other cycle, a rate
- of  $1/(4t_{CK})$ , with 50% of the pins switching
- –The instruction cycle rate is 40 MHz ( $t_{CK}$  = 25 ns).

The  $P_{\text{EXT}}$  equation is calculated for each class of pins that can drive:

**Table II. External Power Calculations (5 V Device)**

Pin Type	$#$ of Pins	$\frac{0}{0}$ Switching $  \times C$	$\times f$	$\vert \times V_{DD}^2 \vert = P_{EXT}$	
Address	15	50	$\times$ 44.7 pF $\times$ 10 MHz $\times$ 25 V		$= 0.084 W$
$\overline{\text{MS0}}$		$\Omega$	$\times$ 44.7 pF $\times$ 10 MHz $\times$ 25 V		$= 0.000 W$
$\overline{\text{WR}}$			$\times$ 44.7 pF $\times$ 20 MHz $\times$ 25 V		$= 0.022$ W
Data	32	50	$\vert \times 14.7 \text{ pF} \vert \times 10 \text{ MHz} \vert \times 25 \text{ V}$		$= 0.059$ W
<b>ADDRCLK</b>			$\times$ 4.7 pF $\times$ 20 MHz $\times$ 25 V		$= 0.002$ W

**Table III. External Power Calculations (3.3 V Device)**

Pin <b>Type</b>	# of Pins	$\frac{0}{0}$ Switching $\vert \times C$	$\times f$	$\times$ V <sub>DD</sub> <sup>2</sup> = $P_{\text{EXT}}$	
Address $\overline{\text{MS0}}$ $\overline{\text{WR}}$ Data <b>ADDRCLK</b>	15 32	50 $\Omega$ 50	$\times$ 44.7 pF $\times$ 10 MHz $\times$ 10.9 V = 0.037 W $\times$ 44.7 pF $\times$ 10 MHz $\times$ 10.9 V = 0.000 W $\times$ 44.7 pF $\times$ 20 MHz $\times$ 10.9 V = 0.010 W $\times$ 14.7 pF $\times$ 10 MHz $\times$ 10.9 V = 0.026 W $\times$ 4.7 pF $\vert \times$ 20 MHz $\vert \times$ 10.9 V = 0.001 W		

 $P_{\text{EXT}} = 0.074 \text{ W}$ 

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$
P_{TOTAL} = P_{EXT} + (I_{DDIN2} \times 5.0 V)
$$

Note that the conditions causing a worst-case  $P_{\text{EXT}}$  are different from those causing a worst-case  $P_{INT}$ . Maximum  $P_{INT}$  cannot occur while 100% of the output pins are switching from all ones to all zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

### **TEST CONDITIONS**

### **Output Disable Time**

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L$ . This decay time can be approximated by the following equation:

$$
t_{DECAY} = \frac{C_L \Delta V}{I_L}
$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED}$ and  $t_{\text{DECAY}}$  as shown in Figure 25. The time  $t_{\text{MEASURED}}$  is the interval from when the reference signal switches to when the output voltage decays ∆V from the measured output high or output low voltage.  $t_{\text{DECAY}}$  is calculated with test loads  $C_L$  and IL, and with ∆V equal to 0.5 V.

#### **Output Enable Time**

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time  $t_{ENA}$  is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram (Figure 25). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

 $P_{\text{EXT}} = 0.167 \text{ W}$ 

#### **Example System Hold Time Calculation**

To determine the data output hold time in a particular system, first calculate t<sub>DECAY</sub> using the equation given above. Choose  $\Delta V$ to be the difference between the ADSP-21062's output voltage and the input threshold for the device requiring the hold time. A typical  $\Delta V$  will be 0.4 V.  $C_L$  is the total bus capacitance (per data line), and  $I_L$  is the total leakage or three-state current (per data line). The hold time will be  $t_{\text{DECAY}}$  plus the minimum disable time (i.e.,  $t_{\text{DATAWH}}$  for the write cycle).



Figure 25. Output Enable/Disable

### **IOL TO OUTPUT +1.5V**  $\Omega$ **PIN 50pF IOH**

Figure 26. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

#### **Capacitive Loading**

Output delays and holds are based on standard capacitive loads: 50 pF on all pins (see Figure 26). The delay and hold specifications given should be derated by a factor of 1.5 ns/50 pF for loads other than the nominal value of 50 pF. Figures 29–30, 33–34 show how output rise time varies with capacitance. Figures 31, 35 show graphically how output delays and holds vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see the previous section *Output Disable Time* under Test Conditions.) The graphs of Figures 29, 30 and 31 may not be linear outside the ranges shown.

**INPUT OR OUTPUT**  $1.5V$   $+$   $1.5V$ 

Figure 27. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

### **ADSP-21062/ADSP-21062L**



Figure 28. ADSP-21062 Typical Drive Currents ( $V_{DD} = 5 V$ )



Figure 29. Typical Output Rise Time (10%-90%  $V_{DD}$ ) vs. Load Capacitance ( $V_{DD} = 5 V$ )



Figure 30. Typical Output Rise Time (0.8 V–2.0 V) vs. Load Capacitance  $(V_{DD} = 5 V)$ 



Figure 31. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature) ( $V_{DD} = 5 V$ )



Figure 32. ADSP-21062 Typical Drive Currents ( $V_{DD}$  = 3.3 V)



Figure 33. Typical Output Rise Time (10%-90%  $V_{DD}$ ) vs. Load Capacitance ( $V_{DD}$  = 3.3 V)







Figure 35. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature) ( $V_{DD}$  = 3.3 V)

### **ENVIRONMENTAL CONDITIONS**

### **Thermal Characteristics**

The ADSP-21062 is available in 240-lead thermally enhanced MQFP and 225-lead plastic ball grid array packages. The top surface of the thermally enhanced MQFP contains a copper slug from which most of the die heat is dissipated. The slug is flush with the top surface of the package. Note that the copper slug is internally connected to GND through the device substrate.

Both packages are specified for a case temperature  $(T_{\text{CASE}})$ . To ensure that the  $T_{\mathrm{CASE}}$  is not exceeded, a heatsink and/or an air flow source may be used. A heatsink should be attached with a thermal adhesive.

$$
T_{CASE} = T_{AMB} + (PD \times \theta_{CA})
$$

 $T_{CASE}$  = Case temperature (measured on top surface of package) *PD* = Power dissipation in W (this value depends upon the

specific application; a method for calculating *PD* is shown under Power Dissipation).

 $\theta_{CA}$  = Value from table below.

#### **240 MQFP**



**NOTES** 

This represents thermal resistance at total power of 5 W.

With air flow, no variance is seen in  $\theta_{CA}$  with power.

θ<sub>CA</sub> at 0 LFM varies with power: at 2W, θ<sub>CA</sub> = 14°C/W, at 3W θ<sub>CA</sub> = 11°C/W.

#### **225 PBGA**



NOTE

No variance is seen in  $\theta_{CA}$  with power.



### **225-Ball Plastic Ball Grid Array (PBGA) Package Descriptions**



**225-Ball Plastic Ball Grid Array (PBGA) Package Pinout**

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### **225-Ball PBGA**



### **240-LEAD METRIC MQFP PIN CONFIGURATIONS**



**THE 240-LEAD PACKAGE CONTAINS A COPPER HEAT SLUG FLUSH WITH ITS TOP SURFACE. THE SLUG IS EITHER CONNECTED TO GROUND OR FLOATING.**



#### **1.372 (34.85) 1.362 (34.60) TYP SQ 1.352 (34.35) 1.264 (32.10) 1.260 (32.00) TYP SQ 0.161 (4.10) MAX 1.256 (31.90) 1.161 (29.50) BSC SQ 0.030 (0.75) 0.024 (0.60) TYP 0.020 (0.50) 240 181 1 240 LEAD METRIC MQFP 180 SEATING** d **TOP VIEW (PINS DOWN) PLANE LEAD PITCH 0.01969 (0.50) TYP** E **HEAT SLUG LEAD WIDTH 0.011 (0.27) 0.009 (0.22) TYP 0.007 (0.17) GND INCHES (MILLIMETERS) 121 0.003 (0.08) 60 61 120 MAX 0.010 (0.25) MIN** THE THERMALLY ENHANCED MQFP PACKAGE CONTAINS A<br>COPPER HEAT SLUG FLUSH WITH ITS TOP SURFACE; THE<br>SLUG IS EITHER CONNECTED TO GROUND OR FLOATING.<br>THE HEAT SLUG DIAMETER IS 24.1 (0.949) mm.  $\rightarrow$  **0.138 (3.50) 0.134 (3.40) TYP 0.130 (3.30) NOTE: THE ACTUAL POSITION OF EACH LEAD IS WITHIN (0.08) 0.0032 FROM ITS IDEAL POSITION WHEN MEASURED IN THE**

### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### **240-Lead Metric MQFP**

C3078c-2.5-5/00 (rev. C) 00174 PRINTED IN U.S.A. C3078c–2.5-8c–2.5.07.8 – 2.5.07.8 – 2.5.07.8 – 2.5.4.

**LATERAL DIRECTION. CENTER FIGURES ARE TYPICAL UNLESS OTHERWISE NOTED.**



