

Ultralow Distortion, Wide Bandwidth Voltage Feedback Op Amps

AD9631/AD9632

FEATURES

 Wide Bandwidth
 AD9631, G = +1 AD9632, G = +2

 Small Signal
 320 MHz
 250 MHz

 Large Signal (4 V p-p) 175 MHz
 180 MHz

Ultralow Distortion (SFDR), Low Noise

- -113 dBc typ @ 1 MHz
- -95 dBc typ @ 5 MHz
- -72 dBc typ @ 20 MHz
- +46 dBm 3rd Order Intercept @ 25 MHz
- 7.0 nV/√Hz Spectral Noise Density

High Speed

Slew Rate 1300 V/μs Settling 16 ns to 0.01%, 2 V Step ±3 V to ±5 V Supply Operation 17 mA Supply Current


APPLICATIONS
ADC Input Driver
Differential Amplifiers
IF/RF Amplifiers
Pulse Amplifiers
Professional Video
DAC Current to Voltage
Baseband and Video Communications
Pin Diode Receivers
Active Filters/Integrators/Log Amps

PRODUCT DESCRIPTION

The AD9631 and AD9632 are very high speed and wide bandwidth amplifiers. They are an improved performance alternative to the AD9621 and AD9622. The AD9631 is unity gain stable. The AD9632 is stable at gains of two or greater. Utilizing a voltage feedback architecture, the AD9631/AD9632's exceptional settling time, bandwidth, and low distortion meet the requirements of many applications which previously depended on current feedback amplifiers. Its classical op amp structure works much more predictably in many designs.

A proprietary design architecture has produced an amplifier that combines many of the best characteristics of both current feedback and voltage feedback amplifiers. The AD9631 and AD9632 exhibit exceptionally fast and accurate pulse response (16 ns to 0.01%) as well as extremely wide small signal and large signal bandwidth and ultralow distortion. The AD9631 achieves –72 dBc at 20 MHz and 320 MHz small signal and 175 MHz large signal bandwidths.

FUNCTIONAL BLOCK DIAGRAM 8-Pin Plastic Mini-DIP (N), Cerdip (Q), and SO (R) Packages



These characteristics position the AD9631/AD9632 ideally for driving flash as well as high resolution ADCs. Additionally, the balanced high impedance inputs of the voltage feedback architecture allow maximum flexibility when designing active filters.

The AD9631 is offered in industrial (-40°C to +85°C) and military (-55°C to +125°C) temperature ranges and the AD9632 in industrial. Industrial versions are available in plastic DIP and SOIC; MIL versions are packaged in cerdip.




Figure 1. AD9631 Harmonic Distortion vs. Frequency, G = +1

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD9631/AD9632-SPECIFICATIONS

ELECTRICAL CHARACTERISTICS ($\pm V_s = \pm 5 \text{ V}$; $R_{LOAD} = 100 \Omega$; $A_V = 1$ (AD9631); $A_V = 2$ (AD9632), unless otherwise noted)

		AD9631A			AD9632A			
Parameter	Conditions		Тур		1	Тур		Units
DYNAMIC PERFORMANCE								
Bandwidth (-3 dB)								
Small Signal	$V_{OUT} \le 0.4 \text{ V p-p}$	220	320		180	250		MHz
Large Signal ¹	$V_{OUT} = 4 V p-p$	150	175		155	180		MHz
Bandwidth for 0.1 dB Flatness	$V_{OUT} = 300 \text{ mV p-p}$	150	113		155	100		IVIIIZ
buildwidth for our ab Tiathess	9631, $R_F = 140 \Omega$; 9632, $R_F = 425 \Omega$		130			130		MHz
Slew Rate, Average +/-	$V_{OUT} = 4 \text{ V Step}$		1300		1200	1500		V/µs
Rise/Fall Time	$V_{OUT} = 0.5 \text{ V Step}$	1000	1.2		1200	1.4		ns
1400/1411 11110	$V_{OUT} = 4 \text{ V Step}$		2.5			2.1		ns
Settling Time	- 661							
To 0.1%	$V_{OUT} = 2 V Step$		11			11		ns
To 0.01%	$V_{OUT} = 2 \text{ V Step}$		16			16		ns
HARMONIC/NOISE PERFORMANCE								
2nd Harmonic Distortion	$2 \text{ V p-p; } 20 \text{ MHz, } R_L = 100 \Omega$		-64	-57		-54	-47	dBc
	$R_{\rm L} = 500 \Omega$		-72	-65		-72		dBc
3rd Harmonic Distortion	$2 \text{ V p-p; } 20 \text{ MHz, } R_L = 100 \Omega$		-76	-69		-74		dBc
	$R_{\rm L} = 500 \Omega$		-81	-74		-81	-74	dBc
3rd Order Intercept	25 MHz		+46			+41		dBm
Noise Figure	$R_S = 50 \Omega$		18			14		dB
Input Voltage Noise	1 MHz to 200 MHz		7.0			4.3		nV√ Hz
Input Current Noise	1 MHz to 200 MHz		2.5			2.0		pA√Hz
Average Equivalent Integrated								_
Input Noise Voltage	0.1 MHz to 200 MHz		100			60		μV rms
Differential Gain Error (3.58 MHz)	$R_{\rm L} = 150 \Omega$		0.03	0.06		0.02	0.04	%
Differential Phase Error (3.58 MHz)	$R_{\rm L} = 150 \Omega$		0.02	0.04		0.02	0.04	Degree
Phase Nonlinearity	dc to 100 MHz		1.1			1.1		Degree
DC PERFORMANCE ² , $R_L = 150 \Omega$								
Input Offset Voltage ³			3	10		2	5	mV
1	$\mid T_{MIN} - T_{MAX}$			13			8	mV
Offset Voltage Drift	- MIN - MAX		± 10			±10		μV/°C
Input Bias Current			2	7		2	7	μΑ
•	$T_{MIN}-T_{MAX}$			10			10	μA
Input Offset Current	THIS THE		0.1	3		0.1	3	μA
•	T_{MIN} - T_{MAX}			5			5	μA
Common-Mode Rejection Ratio	$V_{CM} = \pm 2.5 \text{ V}$	70	90		70	90		dB
Open-Loop Gain	$V_{OUT} = \pm 2.5 \text{ V}$	46	52		46	52		dB
	$T_{MIN}-T_{MAX}$	40			40			dB
INPUT CHARACTERISTICS								
Input Resistance			500			500		kΩ
Input Capacitance			1.2			1.2		pF
Input Common-Mode Voltage Range			± 3.4			± 3.4		V
OUTPUT CHARACTERISTICS								
Output Voltage Range, $R_L = 150 \Omega$		±3.2	±3.9		±3.2	±3.9		V
Output Current			70			70		mA
Output Resistance			0.3			0.3		Ω
Short Circuit Current			240			240		mA
POWER SUPPLY								
Operating Range		±3.0	±5.0	± 6.0	±3.0	±5.0	± 6.0	V
Quiescent Current			17	18		16	17	mA
	T_{MIN} - T_{MAX}			21			20	mA
Power Supply Rejection Ratio	$T_{MIN}-T_{MAX}$	50	60		56	66		dB
	1	1						

-2-

REV. A

¹See Max Ratings and Theory of Operation sections of data sheet. 2 Measured at A_{V} = 50.

³Measured with respect to the inverting input.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage
Voltage Swing \times Bandwidth Product550 V \times MHz
Internal Power Dissipation ²
Plastic Package (N)
Small Outline Package (R)
Input Voltage (Common Mode) $\dots \pm V_S$
Differential Input Voltage±1.2 V
Output Short Circuit Duration
Observe Power Derating Curves
Storage Temperature Range N R -65°C to +125°C

Storage Temperature Range N, R-65°C to +125°C Operating Temperature Range (A Grade) ... -40°C to +85°C Lead Temperature Range (Soldering 10 sec) +300°C

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


²Specification is for device in free air:

8-Pin Plastic Package: $\theta_{JA} = 90^{\circ}C/Watt$

8-Pin SOIC Package: $\theta_{JA} = 140^{\circ}$ C/Watt

METALIZATION PHOTO

Dimensions shown in inches and (mm). Connect Substrate to -V_S.



MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by these devices is limited by the associated rise in junction temperature. The maximum safe junction temperature for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately +150°C. Exceeding this limit temporarily may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of +175°C for an extended period can result in device failure.

While the AD9631 and AD9632 are internally short circuit protected, this may not be sufficient to guarantee that the maximum junction temperature (+150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves.




Figure 2. Plot of Maximum Power Dissipation vs. Temperature

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option*	
AD9631AN	-40C to +85°C	Plastic DIP	N-8	
AD9631AR	-40°C to +85°C	SOIC	R-8	
AD9631(SMD)	−55°C to +125°C	Cerdip	Q-8	
AD9631-EB		Evaluation		
		Board		
AD9632AN	-40°C to +85°C	Plastic DIP	N-8	
AD9632AR	-40°C to +85°C	SOIC	R-8	
AD9632-EB		Evaluation		
		Board		

*N = Plastic DIP; Q = Cerdip; R= SOIC (Small Outline Integrated Circuit).

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although these devices feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. A -3-

AD9631-Typical Characteristics





Figure 3. Noninverting Configuration, G = +1






Figure 4. Large Signal Transient Response; V_{O} = 4 V p-p, G = +1, R_{F} = 250 Ω




Figure 7. Large Signal Transient Response; V_O = 4 V p-p, G = -1, R_F = R_{IN} = 267 Ω




Figure 5. Small Signal Transient Response; $V_O = 400 \text{ mV p-p}, G = +1, R_F = 140 \Omega$




Figure 8. Small Signal Transient Response; $V_O = 400 \text{ mV } p\text{-}p$, G = -1, $R_F = R_{IN} = 267 \Omega$

REV. A -4-

AD9632-Typical Characteristics




Figure 9. Noninverting Configuration, G = +2




Figure 12. Inverting Configuration, G= -1




Figure 10. Large Signal Transient Response; V_O = 4 V p-p, G = +2, R_F = R_{IN} = 422 Ω




Figure 13. Large Signal Transient Response; $V_O=4~V~p$ -p, $G=-1,~R_F=R_{IN}=422~\Omega,~R_T=56.2~\Omega$




Figure 11. Small Signal Transient Response; $V_O=400$ mV p-p, G=+2, $R_F=R_{IN}=274$ Ω




Figure 14. Small Signal Transient Response; V_O = 400 mV p-p, G = -1, R_F = R_{IN} = 267 Ω , R_T = 61.9 Ω

REV. A -5-

AD9631-Typical Characteristics




Figure 15. AD9631 Small Signal Frequency Response G = +1




Figure 16. AD9631 0.1 dB Flatness, N Package (for R Package Add 20 Ω to $R_{\rm F}$)




Figure 17. AD9631 Open-Loop Gain and Phase Margin vs. Frequency, R_{L} = 100 Ω




Figure 18. AD9631 Small Signal -3 dB Bandwidth vs. $R_{\rm F}$




Figure 19. AD9631 Large Signal Frequency Response, G = +1




Figure 20. AD9631 Small Signal Frequency Response, G = -1

REV. A -6-




Figure 21. AD9631 Harmonic Distortion vs. Frequency, $R_{L}=500\,\Omega$




Figure 22. AD9631 Harmonic Distortion vs. Frequency, $R_{L}=100\,\Omega$




Figure 23. AD9631 Third Order Intercept vs. Frequency




Figure 24. AD9631 Differential Gain and Phase Error, G=+2, $R_L=150~\Omega$




Figure 25. AD9631 Short-Term Settling Time, 2 V Step, $R_L = 100 \ \Omega$




Figure 26. AD9631 Long-Term Settling Time, 2 V Step, $R_L = 100 \ \Omega$

REV. A -7-

AD9632-Typical Characteristics




Figure 27. AD9632 Small Signal Frequency Response, G = +2




Figure 28. AD9632 0.1 dB Flatness, N Package (for R Package Add 20 Ω to $R_{\rm F}$




Figure 29. AD9632 Open-Loop Gain and Phase Margin vs. Frequency, $R_{\rm L}$ = 100 Ω




Figure 30. AD9632 Small Signal -3 dB Bandwidth vs. R_F , R_{IN}




Figure 31. AD9632 Large Signal Frequency Response, G = +2




Figure 32. AD9632 Small Signal Frequency Response, G = -1

REV. A -8-




Figure 33. AD9632 Harmonic Distortion vs. Frequency, $R_{\rm L} = 500~\Omega$




Figure 34. AD9632 Harmonic Distortion vs. Frequency, $R_{\rm L} = 100~\Omega$




Figure 35. AD9632 Third Order Intercept vs. Frequency




Figure 36. AD9632 Differential Gain and Phase Error G=+2, $R_L=150~\Omega$




Figure 37. AD9632 Short-Term Settling Time 2 V Step, $R_{L} = 100~\Omega$




Figure 38. AD9632 Long-Term Settling Time 2 V Step, $R_{\rm L}$ = 100 $\,\Omega$

REV. A –9–

AD9631/AD9632—Typical Characteristics




Figure 39. AD9631 Noise vs. Frequency




Figure 40. AD9631 PSRR vs. Frequency




Figure 41. AD9631 CMRR vs. Frequency




Figure 42. AD9632 Noise vs. Frequency




Figure 43. AD9632 PSRR vs. Frequency




Figure 44. AD9632 CMRR vs. Frequency

-10-




Figure 45. AD9631 Output Resistance vs. Frequency




Figure 46. AD9632 Output Resistance vs. Frequency




Figure 47. AD9631/AD9632 Output Swing vs. Temperature




Figure 48. Open-Loop Gain vs. Temperature




Figure 49. PSRR vs. Temperature




Figure 50. AD9631/AD9632 CMRR vs. Temperature

REV. A -11-

AD9631/AD9632—Typical Characteristics




Figure 51. Supply Current vs. Temperature




Figure 52. Input Offset Voltage vs. Temperature




Figure 53. AD9631 Input Offset Voltage Distribution




Figure 54. Short Circuit Current vs. Temperature




Figure 55. Input Bias Current vs. Temperature




Figure 56. AD9632 Input Offset Voltage Distribution

REV. A

-12-

THEORY OF OPERATION

General

The AD9631 and AD9632 are wide bandwidth, voltage feedback amplifiers. Since their open-loop frequency response follows the conventional 6 dB/octave roll-off, their gain bandwidth product is basically constant. Increasing their closed-loop gain results in a corresponding decrease in small signal bandwidth. This can be observed by noting the bandwidth specification between the AD9631 (gain of 1) and AD9632 (gain of 2). The AD9631/AD9632 typically maintain 65 degrees of phase margin. This high margin minimizes the effects of signal and noise peaking.

Feedback Resistor Choice

The value of the feedback resistor is critical for optimum performance on the AD9631 (gain +1) and less critical as the gain increases. Therefore, this section is specifically targeted at the AD9631.

At minimum stable gain (+1), the AD9631 provides optimum dynamic performance with $R_F = 140~\Omega$. This resistor acts only as a parasitic suppressor against damped RF oscillations that can occur due to lead (input, feedback) inductance and parasitic capacitance. This value of R_F provides the best combination of wide bandwidth, low parasitic peaking, and fast settling time.

In fact, for the same reasons, a $100-130~\Omega$ resistor should be placed in series with the positive input for other AD9631 noninverting and all AD9631 inverting configurations. The correct connection is shown in Figures 57 and 58.




Figure 57. Noninverting Operation




Figure 58. Inverting Operation

When the AD9631 is used in the transimpedance (I to V) mode, such as in photodiode detection, the value of $R_{\rm F}$ and diode capacitance ($C_{\rm I}$) are usually known. Generally, the value of $R_{\rm F}$ selected will be in the $k\Omega$ range, and a shunt capacitor ($C_{\rm F}$) across $R_{\rm F}$ will be required to maintain good amplifier stability. The value of $C_{\rm F}$ required to maintain optimal flatness (<1 dB Peaking) and settling time can be estimated as:

$$C_F \cong \left[(2 \ \omega_O C_I R_F - 1) / \omega_O^2 \ R_F^2 \right]^{1/2}$$

where ω_{O} is equal to the unity gain bandwidth product of the amplifier in rad/sec, and C_{I} is the equivalent total input capacitance at the inverting input. Typically $\omega_{O} = 800 \times 10^{6}$ rad/sec (see Open-Loop Frequency Response curve (Figure 17).

As an example, choosing R_F = 10 $k\Omega$ and C_I = 5 pF, requires C_F to be 1.1 pF (Note: C_I includes both source and parasitic circuit capacitance). The bandwidth of the amplifier can be estimated using the C_F calculated as:




Figure 59. Transimpedance Configuration

REV. A -13-

For general voltage gain applications, the amplifier bandwidth can be closely estimated as:

$$f_{3dB} \cong \frac{\omega_O}{2\pi \left[1 + \left(\frac{R_F}{R_G}\right)\right]}$$

This estimation loses accuracy for gains of $\pm 2/-1$ or lower due to the amplifier's damping factor. For these "low gain" cases, the bandwidth will actually extend beyond the calculated value (see Closed-Loop BW plots, Figures 15 and 27).

As a rule of thumb, capacitor C_F will not be required if:

$$(R_F || R_G) \times C_I \le \frac{NG}{4 \omega_O}$$

where NG is the Noise Gain (1 + R_F/R_G) of the circuit. For most voltage gain applications, this should be the case.

Pulse Response

Unlike a traditional voltage feedback amplifier, where the slew speed is dictated by its front end dc quiescent current and gain bandwidth product, the AD9631 and AD9632 provide "on demand" current that increases proportionally to the input "step" signal amplitude. This results in slew rates (1300 V/µs) comparable to wideband current feedback designs. This, combined with relatively low input noise current (2.0 pA/ $\sqrt{\text{Hz}}$), gives the AD9631 and AD9632 the best attributes of both voltage and current feedback amplifiers.

Large Signal Performance

The outstanding large signal operation of the AD9631 and AD9632 is due to a unique, proprietary design architecture. In order to maintain this level of performance, the maximum 550 V-MHz product must be observed, (e.g., @ 100 MHz, $V_0 \le 5.5 \ V$ p-p).

Power Supply Bypassing

Adequate power supply bypassing can be critical when optimizing the performance of a high frequency circuit. Inductance in the power supply leads can form resonant circuits that produce peaking in the amplifier's response. In addition, if large current transients must be delivered to the load, then bypass capacitors (typically greater than 1 μF) will be required to provide the best settling time and lowest distortion. A parallel combination of at least 4.7 μF , and between 0.1 μF and 0.01 μF , is recommended. Some brands of electrolytic capacitors will require a small series damping resistor $\approx\!4.7~\Omega$ for optimum results.

Driving Capacitive Loads

The AD9631 and AD9632 were designed primarily to drive nonreactive loads. If driving loads with a capacitive component is desired, the best frequency response is obtained by the addition of a small series resistance as shown in Figure 60. The accompanying graph shows the optimum value for $R_{\rm SERIES}$ vs. capacitive load. It is worth noting that the frequency response of the circuit when driving large capacitive loads will be dominated by the passive roll-off of $R_{\rm SERIES}$ and $C_{\rm L}$.




Figure 60. Driving Capacitive Loads




Figure 61. Recommended R_{SERIES} vs. Capacitive Load

REV. A -14-

APPLICATIONS

The AD9631 and AD9632 are voltage feedback amplifiers well suited for such applications as photodetectors, active filters, and log amplifiers. The devices' wide bandwidth (320 MHz), phase margin (65°), low noise current (2.0 pA/ $\sqrt{\text{Hz}}$), and slew rate (1300 V/µs) give higher performance capabilities to these applications over previous voltage feedback designs.

With a settling time of 16 ns to 0.01% and 11 ns to 0.1%, the devices are an excellent choice for DAC I/V conversion. The same characteristics along with low harmonic distortion make them a good choice for ADC buffering/amplification. With superb linearity at relatively high signal frequencies, the AD9631 and AD9632 are ideal drivers for ADCs up to 12 bits.

Operation as a Video Line Driver

The AD9631 and AD9632 have been designed to offer outstanding performance as video line drivers. The important specifications of differential gain (0.02%) and differential phase (0.02°) meet the most exacting HDTV demands for driving video loads.




Figure 62. Video Line Driver

Active Filters

The wide bandwidth and low distortion of the AD9631 and AD9632 are ideal for the realization of higher bandwidth active filters. These characteristics, while being more common in many current feedback op amps, are offered in the AD9631 and AD9632 in a voltage feedback configuration. Many active filter configurations are not realizable with current feedback amplifiers.

A multiple feedback active filter requires a voltage feedback amplifier and is more demanding of op amp performance than other active filter configurations such as the Sallen-Key. In general, the amplifier should have a bandwidth that is at least ten times the bandwidth of the filter if problems due to phase shift of the amplifier are to be avoided.

Figure 63 is an example of a 20 MHz low pass multiple feedback active filter using an AD9632.




Figure 63. Active Filter Circuit

Choose:

 F_O = Cutoff Frequency = 20 MHz α = Damping Ratio = 1/Q = 2 H = Absolute Value of Circuit Gain = $\left|\frac{-R4}{R1}\right|$ = 1

$$k = 2 \pi F_O C1$$

$$C2 = \frac{4 C1 (H+1)}{\alpha^2}$$

$$R1 = \frac{\alpha}{2 HK}$$

$$R3 = \frac{\alpha}{2 K (H+1)}$$

$$R4 = H(R1)$$

REV. A –15–

A/D Converter Driver

As A/D converters move toward higher speeds with higher resolutions, there becomes a need for high performance drivers that will not degrade the analog signal to the converter. It is desirable from a system's standpoint that the A/D be the element in the signal chain that ultimately limits overall distortion. This places new demands on the amplifiers used to drive fast, high resolution A/Ds.

With high bandwidth, low distortion and fast settling time the AD9631 and AD9632 make high performance A/D drivers for advanced converters. Figure 64 is an example of an AD9631 used as an input driver for an AD872. A 12-bit, 10 Msps A/D converter.




Figure 64. AD9631 Used as Driver for an AD872, a 12-Bit, 10 Msps A/D Converter

REV. A -16-

Layout Considerations

The specified high speed performance of the AD9631 and AD9632 requires careful attention to board layout and component selection. Proper RF design techniques and low pass parasitic component selection are mandatory.

The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance path. The ground plane should be removed from the area near the input pins to reduce stray capacitance.

Chip capacitors should be used for the supply bypassing (see Figure 64). One end should be connected to the ground plane and the other within 1/8 inch of each power pin. An additional large (0.47 $\mu F{-}10~\mu F)$ tantalum electrolytic capacitor should be connected in parallel, though not necessarily so close, to supply current for fast, large signal changes at the output.


The feedback resistor should be located close to the inverting input pin in order to keep the stray capacitance at this node to a minimum. Capacitance variations of less than 1 pF at the inverting input will significantly affect high speed performance.

Stripline design techniques should be used for long signal traces (greater than about 1 inch). These should be designed with a characteristic impedance of 50 Ω or 75 Ω and be properly terminated at each end.


Evaluation Board

An evaluation board for both the AD9631 and AD9632 is available that has been carefully laid out and tested to demonstrate that the specified high speed performance of the device can be realized. For ordering information, please refer to the Ordering Guide.


The layout of the evaluation board can be used as shown or serve as a guide for a board layout.



Inverting Configuration



Noninverting Configuration



Supply Bypassing

Figure 65. Inverting and Noninverting Configurations for Evaluation Boards

Table I.

	AD9631A Gain				AD9632A Gain				
Component	-1	+1	+2	+10	+100	-1	+2	+10	+100
$\overline{R_{\mathrm{F}}}$	274 Ω	140 Ω	274 Ω	2 kΩ	2 kΩ	274 Ω	274 Ω	2 kΩ	2 kΩ
R_G	274Ω		274Ω	221Ω	20.5 Ω	274Ω	$274~\Omega$	221 Ω	20.5 Ω
R _O (Nominal)	49.9Ω	49.9Ω	49.9 Ω	$49.9~\Omega$	49.9Ω	100 Ω	100Ω	49.9 Ω	49.9 Ω
R_S	100 Ω	130 Ω	100 Ω	$100~\Omega$	100 Ω	100 Ω	100Ω	100 Ω	100 Ω
R _T (Nominal)	61.9 Ω	49.9 Ω	49.9 Ω	$49.9~\Omega$	49.9 Ω	61.9 Ω	$49.9~\Omega$	49.9 Ω	49.9 Ω
Small Signal									
BW (MHz)	90	320	90	10	1.3	250	250	20	3

REV. A -17-




Figure 66. Evaluation Board Silkscreen (Top)




Figure 67. Board Layout (Solder Side)

REV. A –18–





Figure 68. Board Layout (Component Side)

REV. A -19-


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


8-Pin Plastic DIP (N Package)



8-Pin Plastic SOIC (R Package)



8-Pin Cerdip (Q Package)



C1936a-2.5-11/94

PRINTED IN U.S.A.

REV. A