# DATA SHEET

# 74ABT16373B 74ABTH16373B

16-bit transparent latch (3-State)

Product specification
Supersedes data of 1995 Aug 03
IC23 Data Handbook

1998 Feb 27







# 16-bit transparent latch (3-State)

### 74ABT16373B 74ABTH16373B

### **FEATURES**

- 16-bit transparent latch
- Multiple V<sub>CC</sub> and GND pins minimize switching noise
- Power-up 3-State
- Live insertion/extraction permitted
- Power-up reset
- 3-State output buffers
- 74ABTH16373B incorporates bus-hold data inputs which eliminate the need for external pull-up resistors to hold unused inputs
- Output capability: +64mA/-32mA
- I<sub>CCI</sub> −19 mA maximum
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

### **DESCRIPTION**

The 74ABT16373B high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT16373B device is a dual octal transparent latch coupled to two sets of eight 3-State output buffers. The two sections of the device are controlled independently by Enable (nE) and Output Enable (n $\overline{\text{OE}}$ ) control gates.

The data on each set of D inputs are transferred to the latch outputs when the Latch Enable (nE) input is High. The latch remains transparent to the data inputs while nE is High, and stores the data that is present one setup time before the High-to-Low enable transition.

The 3-State output buffers are designed to drive heavily loaded 3-State buses, MOS memories, or MOS microprocessors. Each active-Low Output Enable (nOE) controls eight 3-State buffers independent of the latch operation.

When nOE is Low, the latched or transparent data appears at the outputs. When nOE is High, the outputs are in the High-impedance "OFF" state, which means they will neither drive nor load the bus.

Two options are available, 74ABT16373B which does not have the bus-hold feature and 74ABTH16373B which incorporates the bus-hold feature.

### **PIN CONFIGURATION**

10E 1	48	1E
1Q0 2	47	1D0
1Q1 <b>3</b>	46	1D1
GND 4	45	GND
1Q2 <b>5</b>	44	1D2
1Q3 <b>6</b>	43	1D3
V <sub>CC</sub> 7	42	V <sub>CC</sub>
1Q4 <b>8</b>	41	1D4
1Q5 <b>9</b>	40	1D5
GND 10	39	GND
1Q6 11	38	1D6
1Q7 <b>12</b>	37	1D7
2Q0 <b>13</b>	36	2D0
2Q1 <b>14</b>	35	2D1
GND 15	34	GND
2Q2 <b>16</b>	33	2D2
2Q3 <b>17</b>	32	2D3
V <sub>CC</sub> 18	31	V <sub>CC</sub>
2Q4 <b>19</b>	30	2D4
2Q5 <b>20</b>	29	2D5
GND 21	28	GND
2Q6 <b>22</b>	27	2D6
2Q7 <b>23</b>	26	2D7
2 <del>0E</del> 24	25	2E
	ςΔ(	00379
	O/IC	,,,,,,

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS T <sub>amb</sub> = 25°C; GND = 0V	TYPICAL	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay Dn to Qn	$C_L = 50pF; V_{CC} = 5V$	2.5 2.0	ns
C <sub>IN</sub>	Input capacitance	$V_I = 0V \text{ or } V_{CC}$	4	pF
C <sub>OUT</sub>	Output capacitance	$V_O = 0V \text{ or } V_{CC}$ ; 3-State	7	pF
I <sub>CCZ</sub>	Quiescent supply current	Outputs disabled; V <sub>CC</sub> = 5.5V	500	μΑ
I <sub>CCL</sub>	Quiescent supply current	Outputs low; $V_{CC} = 5.5V$	8	mA

### **ORDERING INFORMATION**

ONDERNING IN ORMATION				
PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
48-Pin SSOP type III	-40°C to +85°C	74ABT16373B DL	BT16373B DL	SOT370-1
48-Pin TSSOP type II	-40°C to +85°C	74ABT16373B DGG	BT16373B DGG	SOT362-1
48-Pin SSOP type III	-40°C to +85°C	74ABTH16373B DL	BH16373B DL	SOT370-1
48-Pin TSSOP type II	-40°C to +85°C	74ABTH16373B DGG	BH16373B DGG	SOT362-1


# 16-bit transparent latch (3-State)

# 74ABT16373B 74ABTH16373B


### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
47, 46, 44, 43, 41, 40, 38, 37, 36, 35, 33, 32, 30, 29, 27, 26	1D0 – 1D7 2D0 – 2D7	Data inputs
2, 3, 5, 6, 8, 9, 11, 12, 13, 14, 16, 17, 19, 20, 22, 23	1Q0 – 1Q7 2Q0 – 2Q7	Data outputs
1, 24	10E, 20E	Output enable inputs (active-Low)
48, 25	1E, 2E	Enable inputs (active-High)
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V <sub>CC</sub>	Positive supply voltage


### **LOGIC SYMBOL**



### LOGIC SYMBOL (IEEE/IEC)



### **LOGIC DIAGRAM**



# 16-bit transparent latch (3-State)

74ABT16373B 74ABTH16373B

### **FUNCTION TABLE**

	INPUTS		INTERNAL	OUTPUTS	OPERATING MODE
nOE	nE	nDx	REGISTER	nQ0 – nQ7	OFERATING MODE
L L	H H	L H	L H	L H	Enable and read register
L L	$\rightarrow$	i h	L H	L H	Latch and read register
L	L	Х	NC	NC	Hold
H H	L H	X Dn	NC Dn	Z Z	Disable outputs

H = High voltage level

h = High voltage level one set-up time prior to the High-to-Low E transition

L = Low voltage level

I = Low voltage level one set-up time prior to the High-to-Low E transition

NC = No changeX = Don't care

Z = High impedance "off" state

↓ = High-to-Low E transition

### **ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>**

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +7.0	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-18	mA
VI	DC input voltage <sup>3</sup>		−1.2 to +7.0	V
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	output in Off or High state	-0.5 to +5.5	V
	DC output current	output in Low state	128	mA
IOUT		output in High state	-64	IIIA
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C

### NOTES

- 1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- 3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		LIMITS		
STWIBOL	PARAMETER	MIN	MAX	UNIT	
V <sub>CC</sub>	DC supply voltage	4.5	5.5	V	
VI	Input voltage	0	V <sub>CC</sub>	V	
V <sub>IH</sub>	High-level input voltage	2.0		V	
V <sub>IL</sub>	Low-level Input voltage		0.8	V	
I <sub>OH</sub>	High-level output current		-32	mA	
I <sub>OL</sub>	Low-level output current		64	mA	
Δt/Δν	Input transition rise or fall rate	0	10	ns/V	
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C	

# 16-bit transparent latch (3-State)

## 74ABT16373B 74ABTH16373B

### DC ELECTRICAL CHARACTERISTICS

					LIMITS					
SYMBOL	PARAMETER	TEST CONDITION	s	T <sub>amb</sub> = +25°C			T <sub>amb</sub> = -40°C to +85°C		UNIT	
				MIN	TYP	MAX	MIN	MAX		
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = 4.5V; I_{IK} = -18mA$			-0.9	-1.2		-1.2	V	
		$V_{CC} = 4.5V; I_{OH} = -3mA; V_{I} = V_{I}$	V <sub>IL</sub> or V <sub>IH</sub>	2.5	2.9		2.5		V	
$V_{OH}$	High-level output voltage	$V_{CC} = 5.0V; I_{OH} = -3mA; V_{I} = V_{I}$	V <sub>IL</sub> or V <sub>IH</sub>	3.0	3.4		3.0		V	
		$V_{CC} = 4.5V; I_{OH} = -32mA; V_{I} =$	V <sub>IL</sub> or V <sub>IH</sub>	2.0	2.4		2.0		V	
$V_{OL}$	Low-level output voltage	$V_{CC} = 4.5V; I_{OL} = 64mA; V_{I} = V_{CC}$	/ <sub>IL</sub> or V <sub>IH</sub>		0.42	0.55		0.55	V	
$V_{RST}$	Power-up output voltage <sup>3</sup>	$V_{CC} = 5.5V; I_{O} = 1mA; V_{I} = GN$	ID or V <sub>CC</sub>		0.13	0.55		0.55	V	
I <sub>I</sub>	Input leakage current 74ABT16373B	$V_{CC} = 5.5V$ ; $V_I = V_{CC}$ or GND			±0.01	±1		±1	μΑ	
		$V_{CC} = 5.5V$ ; $V_I = V_{CC}$ or GND	Control pins		±0.01	±1		±1	μΑ	
II	Input leakage current 74ABTH16373B	$V_{CC} = 5.5V; V_{I} = V_{CC}$	<b>D</b> 5		0.01	1		1	μΑ	
	74ABTTTT0373B	$V_{CC} = 5.5V; V_{I} = 0$	Data pins <sup>5</sup>		-1	-3		-5	μΑ	
		$V_{CC} = 4.5V; V_{I} = 0.8V$		50			50			
I <sub>HOLD</sub> Bus Hold current A inputs <sup>6</sup> 74ABTH16373B	$V_{CC} = 4.5V; V_I = 2.0V$		-75			-75		μΑ		
	74AB11110373B	$V_{CC} = 5.5V; V_I = 0 \text{ to } 5.5V$		±800					]	
I <sub>OFF</sub>	Power-off leakage current	$V_{CC} = 0.0V; V_{O} \text{ or } V_{I \le} 4.5V$			±5.0	±100		±100	μΑ	
I <sub>PU</sub> /I <sub>PD</sub>	Power-up/down 3-State output current <sup>4</sup>	$V_{CC} = 2.1V; V_{O} = 0.5V; V_{I} = GI$ $V_{OE} = GND$	ND or V <sub>CC</sub> ;		±5.0	±50		±50	μА	
I <sub>OZH</sub>	3-State output High current	$V_{CC} = 5.5V; V_{O} = 5.5V; V_{I} = V_{II}$	L or V <sub>IH</sub>		0.5	10		10	μΑ	
l <sub>OZL</sub>	3-State output Low current	$V_{CC} = 5.5V; V_{O} = 0.0V; V_{I} = V_{II}$	L or V <sub>IH</sub>		-0.5	-10		-10	μΑ	
ΙO	Output current <sup>1</sup>	$V_{CC} = 5.5V; V_{O} = 2.5V$		-50	-70	-180	-50	-180	mA	
I <sub>CEX</sub>	Output High leakage current	$V_{CC} = 5.5V; V_{O} = 5.5V; V_{I} = GI$	ND or V <sub>CC</sub>		0.1	50		50	μА	
I <sub>CCH</sub>		$V_{CC}$ = 5.5V; Outputs High, $V_{I}$ =	GND or V <sub>CC</sub>		0.5	2		2	mA	
I <sub>CCL</sub>	Quiescent supply current	$V_{CC}$ = 5.5V; Outputs Low, $V_I$ = GND or $V_{CC}$			8	19		19	mA	
I <sub>CCZ</sub>		$V_{CC}$ = 5.5V; Outputs 3-State; $V_I$ = GND or $V_{CC}$			0.5	2		2	mA	
Δl <sub>CC</sub>	Additional supply current per input pin <sup>2</sup> 74ABT16373B	$V_{CC}$ = 5.5V; one input at 3.4V, other inputs at $V_{CC}$ or GND			5	100		100	μΑ	
Δl <sub>CC</sub>	Additional supply current per input pin <sup>2</sup> 74ABTH16373B	$V_{CC}$ = 5.5V; one input at 3.4V, at $V_{CC}$ or GND	other inputs		0.5	1.5		1.5	mA	

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- 2. This is the increase in supply current for each input at 3.4V.
- Inis is the increase in supply current for each input at 3.4V.
   For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
   This parameter is valid for any V<sub>CC</sub> between 0V and 2.1V, with a transition time of up to 10msec. From V<sub>CC</sub> = 2.1 to V<sub>CC</sub> = 5V ± 10% a transition time of up to 100µsec is permitted.
   Unused pins at V<sub>CC</sub> or GND.
   This is the bus hold overdrive current required to force the input to the opposite logic state.

# 16-bit transparent latch (3-State)

74ABT16373B 74ABTH16373B

### **AC CHARACTERISTICS**

GND = 0V,  $t_R$  =  $t_F$  = 2.5ns,  $C_L$  = 50pF,  $R_L$  = 500 $\Omega$ 

		WAVEFORM	LIMITS					
SYMBOL	PARAMETER		T <sub>amb</sub> = +25°C V <sub>CC</sub> = +5.0V			T <sub>amb</sub> = -40 V <sub>CC</sub> = +5	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nDx to nQx	2	1.5 1.1	2.5 2.0	3.8 3.1	1.5 1.1	4.4 3.8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nE to nQx	1	1.6 1.3	2.5 2.1	3.8 3.1	1.6 1.3	4.4 3.6	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low level	4 5	1.2 1.3	2.3 2.3	3.5 3.5	1.2 1.3	4.6 4.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low level	4 5	1.9 1.7	3.1 2.6	4.5 3.8	1.9 1.7	5.3 4.2	ns


### **AC SETUP REQUIREMENTS**

GND = 0V,  $t_R = t_F = 2.5$ ns,  $C_L = 50$ pF,  $R_L = 500\Omega$ 


	PARAMETER	WAVEFORM				
SYMBOL			AVEFORM $T_{amb} = +25^{\circ}C$ $V_{CC} = +5.0V$			UNIT
			MIN	TYP	MIN	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time, High or Low nDx to nE	3	1.0 1.0	0.0 0.3	1.0 1.0	ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, High or Low nDx to nE	3	0.5 0.5	-0.2 0.0	0.5 0.5	ns
t <sub>w</sub> (H)	Enable pulse width High	1	2.5	1.0	2.5	ns

### **AC WAVEFORMS**

For all waveforms,  $V_M = 1.5V$ .




Waveform 1. Propagation Delay, Enable to Output, and Enable Pulse Width




Waveform 2. Propagation Delay for Data to Outputs

# 16-bit transparent latch (3-State)


### 74ABT16373B 74ABTH16373B



Waveform 3. Data Setup and Hold Times




Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level




Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level

### **TEST CIRCUIT AND WAVEFORM**



**Test Circuit for 3-State Outputs** 



V<sub>M</sub> = 1.5V Input Pulse Definition

### **SWITCH POSITION**

TEST	SWITCH
t <sub>PLZ</sub>	closed
t <sub>PZL</sub>	closed
All other	open

### **DEFINITIONS**

- $R_L$  = Load resistor; see AC CHARACTERISTICS for value.
- $C_L = Load$  capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R<sub>T</sub> = Termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.

EA MILV	INPUT PULSE REQUIREMENTS							
FAMILY	Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>R</sub>	t <sub>F</sub>			
74ABT/H16	3.0V	1MHz	500ns	2.5ns	2.5ns			


SA00018

# 16-bit transparent latch (3-State)

# 74ABT16373B 74ABTH16373B

### SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



UNIT	. A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	16.00 15.75	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT370-1		MO-118AA				<del>93-11-02</del> 95-02-04

# 16-bit transparent latch (3-State)

# 74ABT16373B 74ABTH16373B

TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm

SOT362-1



### DIMENSIONS (mm are the original dimensions).

UNIT	A max.	Α1	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT362-1		MO-153ED				<del>-93-02-03-</del> 95-02-10

# 16-bit transparent latch (3-State)

74ABT16373B 74ABTH16373B

### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development.  Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### **Disclaimers**

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Date of release: 05-96

Document order number:

9397-750-03491

Let's make things better.

