### 捷多邦,专业PCB打样工厂,24小时**SNJ44AL**VCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020C - JULY 1995 - REVISED FEBRUARY 1999

- Member of the Texas Instruments
   Widebus™ Family
- EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-833, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

#### description

This 16-bit transparent D-type latch is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation.

The SN74ALVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

DGG OR DL PACKAGE (TOP VIEW)

10E	1	48	1LE
1Q1 [	2	47	1D1
1Q2[	3	46	] 1D2
GND [	4	45	GND
1Q3 [	5	44	] 1D3
1Q4 [	6	43	] 1D4
V <sub>CC</sub> [	7	42	] v <sub>cc</sub>
1Q5 [	8	41	D5
1Q6 [	9	40	D6
GND [	10	39	] GND
1Q7 [	11	38	] 1D7
1Q8 [	12	37	1D8
2Q1 [	13	36	2D1
2Q2[	14	35	2D2
GND [	15	34	GND
2Q3 [	16	33	2D3
2Q4 [	17	32	] 2D4
V <sub>CC</sub> [	18	31	] v <sub>cc</sub>
2Q5 [	19	30	] 2D5
2Q6 [	20	29	2D6
GND [	21	28	] GND
2Q7 [	22	27	2D7
2Q8 [	23	26	2D8
20E [	24	25	] 2LE

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.  $\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16373 is characterized for operation from -40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Cand Widebus are trademarks of Texas Instruments Incorporated.



# FUNCTION TABLE (each 8-bit section)


	OUTPUT		
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	X	Χ	Z

## logic symbol†



 $<sup>\</sup>dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)





### SN74ALVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020C - JULY 1995 - REVISED FEBRUARY 1999

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> (see Note 1)	
Output voltage range, V <sub>O</sub> (see Notes 1 and 2)	$\dots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Continuous output current, IO	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
Vcc	Supply voltage		1.65	3.6	V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
VIH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		0.35 × V <sub>CC</sub>		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
٧ <sub>I</sub>	Input voltage		0	Vcc	V	
VO	Output voltage		0	Vcc	V	
		V <sub>CC</sub> = 1.65 V		-4		
lau	Output voltage  OH High-level output current	V <sub>CC</sub> = 2.3 V		-12	mA	
IOH		V <sub>CC</sub> = 2.7 V		-12		
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
la.	Low-level output current	V <sub>CC</sub> = 2.3 V		12	mA	
lOL		V <sub>CC</sub> = 2.7 V		12		
		V <sub>CC</sub> = 3 V		24	1	
Δt/Δν	Input transition rise or fall rate			10	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## **SN74ALVCH16373 16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCES020C – JULY 1995 – REVISED FEBRUARY 1999

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAME	ETER	TEST C	ONDITIONS	Vcc	MIN	TYP <sup>†</sup>	MAX	UNIT
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> -0.	2		
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			
VOH	$I_{OH} = -6 \text{ mA}$	2.3 V	2					
			2.3 V	1.7			V	
		$I_{OH} = -12 \text{ mA}$		2.7 V	2.2			
				3 V	2.4			
		I <sub>OH</sub> = -24 mA		3 V	2			
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V			0.2	
		I <sub>OL</sub> = 4 mA		1.65 V			0.45	
\ \/a.		I <sub>OL</sub> = 6 mA		2.3 V			0.4	V
VOL		I		2.3 V			0.7	V
	I <sub>OL</sub> = 12 mA	2.7 V			0.4	.		
		I <sub>OL</sub> = 24 mA	3 V			0.55		
II		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ
		V <sub>I</sub> = 0.58 V		1.65 V	25			
		V <sub>I</sub> = 1.07 V		1.65 V	-25			
		V <sub>I</sub> = 0.7 V	2.3 V	45			1	
I <sub>I</sub> (hold)		V <sub>I</sub> = 1.7 V		2.3 V	-45			μΑ
		V <sub>I</sub> = 0.8 V		3 V	75			
		V <sub>I</sub> = 2 V		3 V	-75			
		$V_1 = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$		3.6 V			±500	
loz		$V_O = V_{CC}$ or GND		3.6 V			±10	μΑ
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μΑ
ΔlCC		One input at V <sub>CC</sub> – 0.6 V,	Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V			750	μΑ
Con	trol inputs	V. Vaaar CND		3.3 V		3		~ F
C <sub>i</sub> Data	a inputs	$V_I = V_{CC}$ or GND				6		pF
C <sub>O</sub> Out	puts	$V_O = V_{CC}$ or GND		3.3 V		7		pF

<sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

		V <sub>CC</sub> = 1.8 V		V <sub>CC</sub> = 1.8 V		$V_{CC} = 2.5 \text{ V}  \pm 0.2 \text{ V} $ $V_{CC} = 2.7 \text{ V}$		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE high or low	§		3.3		3.3		3.3		ns
t <sub>su</sub>	Setup time, data before LE↓	§		1		1		1.1		ns
t <sub>h</sub>	Hold time, data after LE↓	§		1.5		1.7		1.4		ns

 $<sup>\</sup>mbox{\ensuremath{\,^\circ}}$  This information was not available at the time of publication.



<sup>‡</sup> This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

## **SN74ALVCH16373 16-BIT TRANSPARENT D-TYPE LATCH** WITH 3-STATE OUTPUTS SCES020C – JULY 1995 – REVISED FEBRUARY 1999

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM	FROM TO (INPUT) (OUTPUT)		V <sub>CC</sub> =	2.5 V 2 V	V <sub>CC</sub> =	2.7 V	V <sub>CC</sub> =	3.3 V 3 V	UNIT
	(INPOT)	(001701)	TYP	MIN	MAX	MIN	MAX	MIN	MAX	i I
	D	Q	†	1	4.5		4.3	1.1	3.6	nc
<sup>t</sup> pd	LE	g	†	1	4.9		4.6	1	3.9	ns
t <sub>en</sub>	ŌĒ	Q	†	1	6		5.7	1	4.7	ns
t <sub>dis</sub>	ŌE	Q	†	1.2	5.1		4.5	1.4	4.1	ns


<sup>†</sup> This information was not available at the time of publication.

## operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	UNIT
				1115	1117	1115	
	Power dissipation	Outputs enabled	$C_1 = 50 \text{ pF},  f = 10 \text{ MHz}$	†	19	22	pF
Cpd	capacitance	Outputs disabled	CL = 50 pr, T = 10 MHZ	†	4	5	ρι

<sup>†</sup> This information was not available at the time of publication.

# PARAMETER MEASUREMENT INFORMATION V<sub>CC</sub> = 1.8 V




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLZ and tpHZ are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

SCES020C - JULY 1995 - REVISED FEBRUARY 1999

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.5 V $\pm$ 0.2 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq$  2 ns.  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. tpzL and tpzH are the same as ten.
- G. tpLH and tpHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms



SCES020C - JULY 1995 - REVISED FEBRUARY 1999

# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V}$ AND 3.3 V $\pm$ 0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpLz and tpHz are the same as tdis.
- F. tpZL and tpZH are the same as ten.
- G. tplH and tpHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated