### 捷多邦,专业PCB打样工厂,24小时加急NF4LVC16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

DGG OR DL PACKAGE

(TOP VIEW)

SCAS315B - NOVEMBER 1993 - REVISED JULY 1995

- Member of the Texas Instruments
  Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V<sub>OLP</sub> (Output Ground Bounce)
  < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)
  2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Latch-Up Performance Exceeds 250 mA
  Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

#### description

This 16-bit transparent D-type latch is designed for 2.7-V to 3.6-V V<sub>CC</sub> operation.

The SN74LVC16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

48 11LE 10E 47 1D1 1Q1 1Q2 3 46 1D2 45 GND GND L 1Q3 L 44 | 1D3 43 1D4 1Q4 L  $V_{CC}$ 42 V<sub>CC</sub> 1Q5 🛮 41 1D5 1Q6 📙 9 40 1 1D6 GND 🛮 10 39 | GND 1Q7 **1**11 38 🛮 1D7 1Q8 🛮 12 37 D8 2Q1 13 36 2D1 2Q2 [ 14 35 2D2 GND 15 34 GND 2Q3 16 33 2D3 32 2D4 2Q4 **1**17 31 V<sub>CC</sub> 18  $V_{CC}$ 2Q5 | 19 30 2D5 2Q6 🛮 20 29 2D6 GND 21 28 GND 2Q7 L 22 27 | 2D7 2Q8 [] 23 26 2D8 2OE 25 2LE

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVC16373 is characterized for operation from -40°C to 85°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Ploand Widebus are trademarks of Texas Instruments Incorporated



## FUNCTION TABLE (each 8-bit section)


	INPUTS		OUTPUT
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	X	X	Z

## logic symbol†




## <sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



**To Seven Other Channels** 



To Seven Other Channels



### SN74LVC16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS315B - NOVEMBER 1993 - REVISED JULY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Output voltage range, $V_O$ (see Notes 1 and 2)	
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	−50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at T <sub>A</sub> = 55°C (in still air) (see Note 3): DGG package	0.85 W
DL package	1.2 W
Storage temperature range, T <sub>stq</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This value is limited to 4.6 V maximum.
- 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vсс	Supply voltage		2.7	3.6	V
VIH	High-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V	2		V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2.7 V to 3.6 V		0.8	V
٧ <sub>I</sub>	Input voltage		0	VCC	V
٧o	Output voltage			VCC	V
lau	High-level output current $ \frac{V_{CC} = 2.7 \text{ V}}{V_{CC} = 3 \text{ V}} $		-12	mA	
ЮН		V <sub>CC</sub> = 3 V		-24	IIIA
lo.	Low-level output current			12	mA
IOL	VCC = 3 V			24	IIIA
$\Delta t/\Delta V$	Input transition rise or fall rate		0	10	ns/V
TA	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

### SN74LVC16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS315B - NOVEMBER 1993 - REVISED JULY 1995

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	v <sub>cc</sub> †	MIN	TYP‡ MA	X UNIT	
Wali		I <sub>OH</sub> = -100 μA	MIN to MAX	V <sub>CC</sub> −0.	2		
		IOH = -12 mA	2.7	2.2			
VOH		10H = - 12 IIIA	3	2.4		v	
		$I_{OH} = -24 \text{ mA}$	3	2			
		I <sub>OL</sub> = 100 μA	MIN to MAX		0	2	
VOL		I <sub>OL</sub> = 12 mA	2.7		0	.4 V	
		I <sub>OL</sub> = 24 mA	3		0.5	5	
Ц		V <sub>I</sub> = V <sub>CC</sub> or GND	3.6		<u>+</u>	5 μΑ	
lea e s	Doto inputo	V <sub>I</sub> = 0.8 V	3	75			
l(hold)	Data inputs	V <sub>I</sub> = 2 V	]	-75		μΑ	
loz		$V_O = V_{CC}$ or GND	3.6		±′	0 μΑ	
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		4	0 μΑ	
Δlcc		One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	3 V to 3.6 V		50	0 μΑ	
Ci		V <sub>I</sub> = V <sub>CC</sub> or GND	3.3		3.5	pF	
Co		$V_O = V_{CC}$ or GND	3.3		7	pF	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE high	4		4		ns
t <sub>su</sub>	Setup time, data before LE↓	2		2		ns
th	Hold time, data after LE↓	2		2		ns

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	I ± U.3 V I		V <sub>CC</sub> = 2.7 V		UNIT	
	(INFOT)	(OUTPUT)	MIN	MAX	MIN	MAX	
D O	Q	1.5	7		8	ns	
<sup>t</sup> pd	LE		2	8		9	115
t <sub>en</sub>	ŌĒ	Q	1.5	8		9	ns
<sup>t</sup> dis	ŌĒ	Q	1.5	7		8	ns

## operating characteristics, $T_A = 25^{\circ}C$


PARAMETER		TEST COI	TYP	UNIT		
C <sub>pd</sub> Po	Dower dissipation conscitones per letch	Outputs enabled	C: - 50 pF	f = 10 MHz	20	pF
	Power dissipation capacitance per latch	Outputs disabled	$C_L = 50 \text{ pF},  f = 10 \text{ MH}$	1 = 10 NIM2	4	h <sub>L</sub>



<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

SCAS315B - NOVEMBER 1993 - REVISED JULY 1995

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. tpl 7 and tpH7 are the same as tdis.
- F. tpzL and tpzH are the same as ten.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated