捷多邦,专业PC**SN54ABT46863** (SN54ABT16863 18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS225C - JUNE 1992 - REVISED MAY 1997

- Members of the Texas Instruments
 Widebus™ Family
- State-of-the-Art EPIC-IIB™ BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at V_{CC} = 5 V, T_A = 25°C
- High-Impedance State During Power Up and Power Down
- Distributed V_{CC} and GND Pin Configuration
 Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (–32-mA I_{OH}, 64-mA I_{OL})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) Package and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description

The 'ABT16863 are 18-bit noninverting transceivers designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

The 'ABT16863 can be used as two 9-bit transceivers or one 18-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the output-enable (OEAB or OEBA) inputs.

SN54ABT16863 . . . WD PACKAGE SN74ABT16863 . . . DL PACKAGE (TOP VIEW)

1 <mark>0EAB</mark>	1	56	10EBA
1B1 [1A1
1B2 [1A2
GND [GND
1B3 [52	1A3
1B4 [51	1A4
v _{cc} [7	50	V _{CC}
1B5 [8	49	1A5
1B6 [48	1A6
1B7 [47] 1A7
GND [46	GND
1B8 [12	45]1A8
1B9 [13	44]1A9
GND [14	43	GND
GND [15	42	GND
2B1 [16	41]2A1
2B2 [17]2A2
gnd [18	39	GND
2B3 [19	38]2A3
2B4 🛚]2A4
2B5 🛚	21		2A5
v _{cc} [22	35	Vcc
2B6	23		2A6
2B7			2A7
GND	25		GND
2B8		31	
2B9	27	30	
20EAB	28	29	2 <mark>OEBA</mark>

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT16863 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16863 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

debus and EPIC-IIB are trademarks of Texas Instruments Incorporated.




SCBS225C - JUNE 1992 - REVISED MAY 1997

FUNCTION TABLE (each 9-bit section)

INP	UTS	OPERATION					
OEAB OEBA		OPERATION					
Н	L	B data to A bus					
L	Н	A data to B bus					
Н	Н	Isolation					


logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)





To Eight Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	. -0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABT16863	96 mA
SN74ABT16863	128 mA
Input clamp current, $I_{ K }(V_{ } < 0)$	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DL package	74°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions (see Note 3)

					SN74AB1	UNIT	
			MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
V _{IH}	High-level input voltage		2	12	2		V
V _{IL}	V _{IL} Low-level input voltage					0.8	V
VI	Input voltage				0	Vcc	V
loн	IOH High-level output current					-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	0	10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature	_	-55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.



^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SN54ABT16863, SN74ABT16863 18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS225C - JUNE 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54ABT16863		SN74ABT16863		UNIT
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNII
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		
1		V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3		3		_v
VOH		V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2			2				, ^v
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2		
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$			0.55*				0.55	
V _{hys}					100						mV
	Control inputs	$V_{CC} = 0 \text{ to } 5.5 \text{ V, V}$	$I = V_{CC}$ or GND			±1		±1		±1	
l _l	A or B ports	$V_{CC} = 2.1 \text{ V to 5.5 V}$ $V_I = V_{CC} \text{ or GND}$	V,			±20		±20		±20	μА
I _{OZPU} ‡	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V}, \overline{OE} = X$				±50		±50		±50	μΑ	
l _{OZPD} ‡		$V_{CC} = 2.1 \text{ V to 0},$ $V_{O} = 0.5 \text{ V to 2.7 V}, \overline{OE} = X$				±50		±50		±50	μΑ
I _{OZH} §		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$				10	Q /5.	10		10	μА
IOZL§		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$ $V_{O} = 0.5 \text{ V}, \overline{OE} \ge 2 \text{ V}$				-10	790%	-10		-10	μА
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100	Q			±100	μΑ
ICEX	Outputs high	$V_{CC} = 5.5 \text{ V},$	V _O = 5.5 V			50		50		50	μΑ
IO¶		$V_{CC} = 5.5 \text{ V},$	$V_0 = 2.5 \text{ V}$	- 50	-100	-180	-50	-180	-50	-180	mA
		V _{CC} = 5.5 V,	Outputs high			2		2		2	
ICC	A or B ports		Outputs low			32		32		32	mA
			Outputs disabled			2		2		2	
		Oata inputs VCC = 5.5 V, One input at 3.4 V, Other inputs at VCC or GND	Outputs enabled			1		1.5		1	
∆l _{CC} #	Data inputs		Outputs disabled			0.05		0.05		0.05	mA
	Control inputs	V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1.5		1.5		1.5	
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3.5						pF
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V			9.5						pF

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.



[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] This parameter is characterized, but not production tested.

[§] The parameters IOZH and IOZL include the input leakage current.

[¶] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[#]This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

SN54ABT16863, SN74ABT16863 18-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS225C - JUNE 1992 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT16863		SN74ABT16863		UNIT
	(INFOT)		MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	1	2.2	3.2	1	3.7	1	3.5	ns
t _{PHL}			1	2.2	3.4	1 0	4.2	1	3.9	
^t PZH	OEBA or OEAB	A or B	1	2.9	4.5	10	5.7	1	5.4	ns
tPZL			1	2.6	4.1	5	5.2	1	4.8	
^t PHZ	OEBA or OEAB	OEBA or OEAB A or B	1.6	4.1	5.4	01.6	6.3	1.6	6	ns
tPLZ			1.5	3.3	4.5	1.5	5.3	1.5	5	115

SCBS225C - JUNE 1992 - REVISED MAY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated