DATA SHEET 74LV164 8-bit serial-in/parallel-out shift register

INTEGRATED CIRCUITS

Product specification Supersedes data of 1997 Mar 28 IC24 Data Handbook 1998 May 07







74LV164

FEATURES

- Wide operating voltage: 1.0 to 5.5V
- Optimized for Low Voltage applications: 1.0 to 3.6V
- Accepts TTL input levels between V_{CC} = 2.7V and V_{CC} = 3.6V
- Typical V_{OLP} (output ground bounce) $< 0.8V @ V_{CC} = 3.3V$, $T_{amb} = 25^{\circ}C$
- Typical V_{OHV} (output V_{OH} undershoot) > 2V @ V_{CC} = 3.3V, T_{amb} = 25°C
- Gated serial data inputs
- Asynchronous master reset
- Output capability: standard
- I_{CC} category: MSI

QUICK REFERENCE DATA

GND = 0V; $T_{amb} = 25^{\circ}C$; $t_r = t_f \le 2.5 \text{ ns}$

DESCRIPTION

The 74LV164 is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HC/HCT164.

The 74LV164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (D_{sa} or D_{sb}); either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the clock (CP) input and enters into Q0, which is the logical AND of the two data inputs (D_{sa}, D_{sb}) that existed one set-up time prior to the rising clock edge.

A LOW on the master reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

| SYMBOL | PARAMETER | CONDITIONS | TYPICAL | UNIT |
|------------------------------------|---|---|----------|------|
| t _{PHL} /t _{PLH} | Propagation delay CP to Q _n MR to Q _n | C _L = 15pF V _{CC} = 3.3V | 12 12 | ns |
| f _{max} | Maximum clock frequency | 1 | 78 | MHz |
| Cl | Input capacitance | | 3.5 | pF |
| C _{PD} | Power dissipation capacitance per gate | V _{CC} = 3.3V Notes 1 and 2 | 40 | pF |

NOTES:

 C_{PD} is used to determine the dynamic power dissipation (P_D in μW) 1.

1. C_{PD} is used to determine the dynamic power dissipation (P_D in µ P_D = C_{PD} × V_{CC}² × f_i + Σ (C_L × V_{CC}² × f₀) where: f_i = input frequency in MHz; C_L = output load capacitance in pF; f_o = output frequency in MHz; V_{CC} = supply voltage in V; Σ (C_L × V_{CC}² × f₀) = sum of the outputs. 2. The condition is V_I = GND to V_{CC}

ORDERING INFORMATION


| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | PKG. DWG. # |
|-----------------------------|-------------------|-----------------------|---------------|-------------|
| 14-Pin Plastic DIL | –40°C to +125°C | 74LV164 N | 74LV164 N | SOT27-1 |
| 14-Pin Plastic SO | –40°C to +125°C | 74LV164 D | 74LV164 D | SOT108-1 |
| 14-Pin Plastic SSOP Type II | –40°C to +125°C | 74LV164 DB | 74LV164 DB | SOT337-1 |
| 14-Pin Plastic TSSOP Type I | –40°C to +125°C | 74LV164 PW | 74LV164PW DH | SOT402-1 |

Product specification


8-bit serial-in/parallel-out shift register

74LV164

PIN CONFIGURATION




LOGIC SYMBOL



PIN DESCRIPTION


| PIN NUMBER | SYMBOL | FUNCTION |
|----------------------------------|-----------------------------------|--|
| 1,2 | D _{sa} , D _{sb} | Data inputs |
| 3, 4, 5, 6, 10, 11, 12, 13 | Q_0 to Q_7 | Outputs |
| 7 | GND | Ground (0V) |
| 8 | СР | Clock input (LOW-to-HIGH, edge-trig- gered) |
| 9 | MR | Master reset input (active LOW) |
| 14 | V _{CC} | Positive supply voltage |

LOGIC SYMBOL (IEEE/IEC)



74LV164

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS^{1, 2}

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
|--|--|---|-------------------|------|
| V _{CC} | DC supply voltage | | -0.5 to +7.0 | V |
| ±Ι _{ΙΚ} | DC input diode current | $V_{I} < -0.5 \text{ or } V_{I} > V_{CC} + 0.5 V$ | 20 | mA |
| ±Іок | DC output diode current | $V_{\rm O}$ < -0.5 or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5V | 50 | mA |
| ±IO | DC output source or sink current – standard outputs | $-0.5V < V_O < V_{CC} + 0.5V$ | 25 | mA |
| $\pm I_{GND}, \pm I_{CC}$ DC V _{CC} or GND current for types with -standard outputs | | | 50 | mA |
| T _{stg} | Storage temperature range | | -65 to +150 | °C |
| PTOT PTOT Ptot | | for temperature range: -40 to +125°C above +70°C derate linearly with 12mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K | 750 500 400 | mW |

L

Т

q

 \uparrow

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP. | MAX | UNIT |
|---------------------------------|---|---|------------|-------------|-------------------------|------|
| V _{CC} | DC supply voltage | See Note 1 | 1.0 | 3.3 | 5.5 | V |
| VI | Input voltage | | 0 | - | V _{CC} | V |
| Vo | Output voltage | | 0 | - | V _{CC} | V |
| T _{amb} | Operating ambient temperature range in free air | See DC and AC characteristics | -40 -40 | | +85 +125 | °C |
| t _r , t _f | Input rise and fall times | $\begin{array}{l} V_{CC} = 1.0 V \text{ to } 2.0 V \\ V_{CC} = 2.0 V \text{ to } 2.7 V \\ V_{CC} = 2.7 V \text{ to } 3.6 V \\ V_{CC} = 3.6 V \text{ to } 5.5 V \end{array}$ | | - - - | 500 200 100 50 | ns/V |

NOTES:

1. The LV is guaranteed to function down to V_{CC} = 1.0V (input levels GND or V_{CC}); DC characteristics are guaranteed from V_{CC} = 1.2V to V_{CC} = 5.5V.

FUNCTION TABLE

| OPERATING | INPUTS | | | | OUTPUTS | | |
|---------------|--------|--|-----------------|-------------------|----------------|--|--|
| MODES | MR | СР | D _{sa} | D _{sb} | Q ₀ | Q ₁ – Q ₇ | |
| Reset (clear) | L | Х | х | х | L | L – L | |
| Shift | ΗΗΗ | $\uparrow \uparrow \uparrow \uparrow \uparrow$ | l l h | h h | L L H | $q_0 - q_6$ $q_0 - q_6$ $q_0 - q_6$ $q_0 - q_6$ | |

Н HIGH voltage level = h

HIGH voltage level one set-up time prior to the = LOW-to-HIGH CP transition

LOW voltage level =

LOW voltage level one set-up time prior to the =

LOW-to-HIGH CP transition Lower case letter indicates the state of referenced input = one set-up time prior to the LOW-to-HIGH CP transition

= LOW-to-HIGH clock transition

74LV164

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

| | | | LIMITS | | | | | |
|------------------|---|--|---------------------|------------------|---------------------|---------------------|---------------------|-------------|
| SYMBOL PARAMETER | PARAMETER | TEST CONDITIONS | -40 |)°C to +8 | 5°C | -40°C to | o +125°C | |
| | | | MIN | TYP ¹ | MAX | MIN | MAX | 1 |
| | | $V_{CC} = 1.2V$ | 0.9 | | | 0.9 | | |
| VIH | HIGH level Input | $V_{CC} = 2.0 V$ | 1.4 | | | 1.4 | | |
| VIH | voltage | V _{CC} = 2.7 to 3.6V | 2.0 | | | 2.0 | | 1 ` |
| | | V _{CC} = 4.5 to 5.5V | 0.7*V _{CC} | | | 0.7*V _{CC} | | 1 |
| | | $V_{CC} = 1.2V$ | | | 0.3 | | 0.3 | |
| VIL | LOW level Input | $V_{CC} = 2.0V$ | | | 0.6 | | 0.6 | |
| VIL | voltage | V _{CC} = 2.7 to 3.6V | | | 0.8 | | 0.8 | 1 ` |
| | | V _{CC} = 4.5 to 5.5 | | | 0.3*V _{CC} | | 0.3*V _{CC} | 1 |
| | | $V_{CC} = 1.2V; V_I = V_{IH} \text{ or } V_{IL;} - I_O = 100 \mu A$ | | 1.2 | | | | |
| | | $V_{CC} = 2.0V; V_I = V_{IH} \text{ or } V_{IL;} - I_O = 100 \mu A$ | 1.8 | 2.0 | | 1.8 | | - - - |
| V _{OH} | HIGH level output voltage; all outputs | $V_{CC} = 2.7V; V_I = V_{IH} \text{ or } V_{IL;} - I_O = 100 \mu A$ | 2.5 | 2.7 | | 2.5 | | |
| | voltage, all outputs | $V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} - I_O = 100 \mu A$ | 2.8 | 3.0 | | 2.8 | | |
| | | $V_{CC} = 4.5V; V_I = V_{IH} \text{ or } V_{IL}; -I_O = 100\mu A$ | 4.3 | 4.5 | | 4.3 | | |
| V _{OH} | HIGH level output voltage; | $V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL;} -I_O = 6mA$ | 2.40 | 2.82 | | 2.20 | | v |
| VОН | STANDARD outputs | $V_{CC} = 4.5 V; V_I = V_{IH} \text{ or } V_{IL;} - I_O = 12 \text{mA}$ | 3.60 | 4.20 | | 3.50 | | |
| | | V_{CC} = 1.2V; V_I = V_{IH} or V_{IL} ; I_O = 100 μ A | | 0 | | | | |
| | LOW level output | V_{CC} = 2.0V; $V_I = V_{IH}$ or V_{IL} ; I_O = 100 μ A | | 0 | 0.2 | | 0.2 | |
| V _{OL} | voltage; all outputs | V_{CC} = 2.7V; V_I = V_{IH} or V_{IL} ; I_O = 100 μ A | | 0 | 0.2 | | 0.2 | V |
| | | $V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$ | | 0 | 0.2 | | 0.2 | |
| | | $V_{CC} = 4.5 V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$ | | 0 | 0.2 | | 0.2 | |
| V _{OL} | LOW level output voltage; | $V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 6mA$ | | 0.25 | 0.40 | | 0.50 | v |
| VOL | STANDARD outputs | $V_{CC} = 4.5 \text{V}; \text{V}_{\text{I}} = \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL};} \text{I}_{\text{O}} = 12 \text{mA}$ | | 0.35 | 0.55 | | 0.65 | Ì |
| I | Input leakage current | $V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}$ | | | 1.0 | | 1.0 | μΑ |
| I _{CC} | Quiescent supply current; MSI | $V_{CC} = 5.5V; V_I = V_{CC} \text{ or GND}; I_O = 0$ | | | 20.0 | | 160 | μA |
| ΔI_{CC} | Additional quiescent supply current per input | $V_{CC} = 2.7V$ to 3.6V; $V_{I} = V_{CC} - 0.6V$ | | | 500 | | 850 | μA |

NOTES: 1. All typical values are measured at $T_{amb} = 25^{\circ}C$.

74LV164

AC CHARACTERISTICS

 $GND = 0V; t_r = t_f \leq 2.5ns; C_L = 50pF; R_L = 1K\Omega$

| SYMBOL | | WAVEFORM | CONDITION | | LIMITS 40 to +85 ° | °C | | IITS +125 ℃ | UNIT | |
|------------------------------------|--|---------------------|------------|------------------|-----------------------|-----|-----|------------------------------|------|--|
| | | V _{CC} (V) | MIN | TYP ¹ | MAX | MIN | MAX | | | |
| | | | 1.2 | - | 75 | - 1 | - | - | | |
| | | | 2.0 | - | 26 | 39 | - | 49 | | |
| t _{PHL} /t _{PLH} | Propagation delay CP to Q _n | Figure 1 | 2.7 | - | 19 | 29 | - | 36 | ns | |
| | | | 3.0 to 3.6 | - | 14 ² | 23 | - | 29 | | |
| | | | 4.5 to 5.5 | - | 12 ² | 19 | - | 24 | | |
| | | | 1.2 | - | 75 | - | - | - | | |
| | | | 2.0 | - | 26 | 39 | - | 49 | | |
| t _{PHL} | Propagation delay MR to Q _n | Figure 2 | 2.7 | - | 19 | 29 | - | 36 | ns | |
| | initia di | | 3.0 to 3.6 | - | 14 ² | 23 | - | 29 | | |
| | | | 4.5 to 5.5 | - | 12 ² | 19 | - | 24 | | |
| | | | 2.0 | 34 | 9 | - | 41 | - | | |
| | Clock pulse width | Figure 1 | 2.7 | 25 | 6 | - 1 | 30 | - | 20 | |
| t _W | HIGH to LOW | | 3.0 to 3.6 | 20 | 5 ² | - 1 | 24 | - | ns | |
| | | | 4.5 to 5.5 | 13 | 4 ² | | 16 | | | |
| | | | | 2.0 | 34 | 10 | - 1 | 41 | - | |
| , Master reset pulse | | 2.7 | 25 | 8 | - 1 | 30 | - | ns | | |
| t _W | width; LOW | Figure 2 | 3.0 to 3.6 | 20 | 6 ² | - 1 | 24 | - | 115 | |
| | | | 4.5 to 5.5 | 13 | 5 ² | | 16 | | | |
| | | | 1.2 | - | 30 | - | - | - | | |
| | | | | 2.0 | 19 | 10 | - 1 | 24 | - | |
| t _{rem} | Removal time MR to CP | Figure 2 | 2.7 | 14 | 8 | - 1 | 18 | - | ns | |
| | | | 3.0 to 3.6 | 11 | 6 ² | - 1 | 14 | - | | |
| | | | 4.5 to 5.5 | 8 | 5 ² | | 10 | | | |
| | | | 1.2 | - | 15 | - | - | - | | |
| | | | 2.0 | 22 | 5 | - | 26 | - | | |
| t _{su} | Set-up time D _{sa} , D _{sb} to CP | Figure 3 | 2.7 | 16 | 4 | - | 19 | - | ns | |
| | | | 3.0 to 3.6 | 13 | 3 ² | - | 15 | - | | |
| | | | 4.5 to 5.5 | 9 | 2 ² | | 10 | | | |
| | | | 1.2 | - | -10 | - 1 | - | - | | |
| | | | 2.0 | 5 | -3 | - 1 | 5 | - | | |
| t _h | Hold time D _{sa} , D _{sb} to CP | Figure 3 | 2.7 | 5 | -2 | - | 5 | - | ns | |
| | | 3.0 to 3.6 | 5 | -2 ² | - | 5 | - | | | |
| | | | 4.5 to 5.5 | 5 | -1 ² | | 5 | | | |
| | | 1 1 | 2.0 | 14 | 40 | - 1 | 12 | - | | |
| 4 | Maximum clock | | 2.7 | 19 | 58 | - | 16 | - | | |
| f _{max} | pulse frequency | Figure 1 | 3.0 to 3.6 | 24 | 70 ² | - | 20 | - | MHz | |
| | | | 4.5 to 5.5 | 36 | 100 ² | | 30 | | | |

NOTE:

1. Unless otherwise stated, all typical values are at T_{amb} = 25°C.

2. Typical value measured at V_{CC} = 3.3V.

3. Typical value measured at V_{CC} = 5.0V.

74LV164

AC WAVEFORMS

 V_M = 1.5V at $V_{CC} \ge 2.7V \le 3.6V$ V_M = 0.5V * V_{CC} at $V_{CC} < 2.7V$ and $\ge 4.5V$ V_{OL} and V_{OH} are the typical output voltage drop that occur with the output load.




Figure 1. The clock (CP) to output (Q_n) propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency




Figure 2. The master reset (MR) pulse width, the master reset to output (Q_n) propagation delay and the master reset to clock (CP) removal time




Figure 3. Data set-up and hold times for the D_n inputs

NOTE:

The shaded areas indicate when the input is permitted to change for predictable output performance.

TEST CIRCUIT





Figure 4. Load circuitry for switching times




DIP14:


Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | REFERENCES | | | | EUROPEAN | ISSUE DATE |
|---------|------------|----------|------|--|------------|----------------------------------|
| VERSION | IEC | JEDEC | EIAJ | | PROJECTION | ISSUE DATE |
| SOT27-1 | 050G04 | MO-001AA | | | | -92-11-17 95-03-11 |




REFERENCES EUROPEAN OUTLINE ISSUE DATE PROJECTION VERSION IEC JEDEC EIAJ 91-08-13 \odot SOT108-1 076E06S MS-012AB £ 95-01-23



Product specification

8-bit serial-in/parallel-out shift register



| OUTLINE | REFERENCES | | | | EUROPEAN | ISSUE DATE |
|----------|------------|--------|------|--|------------|-----------------------------------|
| VERSION | IEC | JEDEC | EIAJ | | PROJECTION | ISSUE DATE |
| SOT402-1 | | MO-153 | | | | -94-07-12- 95-04-04 |

74LV164

| DEFINITIONS | | | | | |
|--|-----------------|--|--|--|--|
| Data Sheet Identification Product Status Definition | | | | | |
| Objective Specification Formative or in Design This data sheet contains the design target or goal specifications for product development. S may change in any manner without notice. | | This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice. | | | |
| Preliminary Specification Preproduction Product | | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. | | | |
| Product Specification | Full Production | This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product. | | | |

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Document order number: Date of release: 05-96 9397-750-04431

Let's make things better.



