－查询X28HC64DI－12供应商


## 5 Volt，Byte Alterable EEPROM

## FEATURES

－70ns access time
－Simple byte and page write
－Single 5V supply
－No external high voltages or $\mathrm{V}_{\mathrm{PP}}$ control circuits
－Self－timed
－No erase before write
－No complex programming algorithms
－No overerase problem
－Low power CMOS
-40 mA active current max．
$-200 \mu \mathrm{~A}$ standby current max．
－Fast write cycle times
－64－byte page write operation
－Byte or page write cycle：2ms typical
－Complete memory rewrite： 0.25 sec．typical
－Effective byte write cycle time： $32 \mu$ s typical
－Software data protection
－End of write detection
－DATA polling
—Toggle bit

## PIN CONFIGURATIONS


－High reliability
－Endurance： 1 million cycles
－Data retention： 100 years
－JEDEC approved byte－wide pin out

## DESCRIPTION

The X 28 HC 64 is an $8 \mathrm{~K} \times 8$ EEPROM，fabricated with Intersil＇s proprietary，high performance，floating gate CMOS technology．Like all Intersil programmable non－ volatile memories，the X28HC64 is a 5 V only device．It features the JEDEC approved pinto for byte－wide mem－ ories，compatible with industry standard RAMs．

The X28HC64 supports a 64 －byte page write operation， effectively providing a $32 \mu \mathrm{~s} /$ byte write cycle，and enabling the entire memory to be typically written in 0.25 seconds．The X28HC64 also features DATA Polling and Toggle Bit Polling，two methods providing early end of write detection．In addition，the X28HC64 includes a user－optional software data protection mode that further enhances Intersil＇s hardware write protect capability．

Intersil EEPROMs are designed and tested for appli－ cations requiring extended endurance．Inherent data retention is greater than 100 years．


Bottom View

## PIN DESCRIPTIONS

Addresses $\left(\mathrm{A}_{0}-\mathrm{A}_{12}\right)$
The Address inputs select an 8-bit memory location during a read or write operation.

## Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When $\overline{\mathrm{CE}}$ is HIGH, power consumption is reduced.

## Output Enable ( $\overline{\mathrm{OE}}$ )

The Output Enable input controls the data output buff-

PIN NAMES

| Symbol | Description |
| :---: | :---: |
| $\mathrm{A}_{0}-\mathrm{A}_{12}$ | Address Inputs |
| $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ | Data Input/Output |
| WE | Write Enable |
| CE | Chip Enable |
| OE | Output Enable |
| $\mathrm{V}_{\mathrm{CC}}$ | +5 V |
| $\mathrm{~V}_{\mathrm{SS}}$ | Ground |
| NC | No Connect | ers and is used to initiate read operations.

## Data In/Data Out ( $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ )

Data is written to or read from the X28HC64 through the I/O pins.

## Write Enable (WE)

The Write Enable input controls the writing of data to the X28HC64.

## BLOCK DIAGRAM



## X28HC64

## DEVICE OPERATION

## Read

Read operations are initiated by both $\overline{\mathrm{OE}}$ and $\overline{\mathrm{CE}}$ LOW. The read operation is terminated by either $\overline{\mathrm{CE}}$ or OE returning HIGH. This two line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either $\overline{\mathrm{OE}}$ or $\overline{\mathrm{CE}}$ is HIGH.

## Write

Write operations are initiated when both $\overline{C E}$ and $\overline{\text { WE }}$ are LOW and OE is HIGH. The X28HC64 supports both a CE and WE controlled write cycle. That is, the address is latched by the falling edge of either $\overline{\mathrm{CE}}$ or $\overline{W E}$, whichever occurs last. Similarly, the data is latched internally by the rising edge of either $\overline{\mathrm{CE}}$ or $\overline{W E}$, whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 2 ms .

## Page Write Operation

The page write feature of the X 28 HC 64 allows the entire memory to be written in 0.25 seconds. Page write allows two to sixty-four bytes of data to be consecutively written to the X28HC64 prior to the commencement of the internal programming cycle. The host can fetch data from another device within the system during a page write operation (change the source address), but the page address ( $\mathrm{A}_{6}$ through $\mathrm{A}_{12}$ ) for each subsequent valid write cycle to the part during this operation must be the same as the initial page address.

The page write mode can be initiated during any write operation. Following the initial byte write cycle, the host can write an additional one to sixty-three bytes in the same manner. Each successive byte load cycle, started by the $\overline{\text { WE HIGH to LOW transition, must begin }}$ within $100 \mu \mathrm{~s}$ of the falling edge of the preceding $\overline{W E}$. If a subsequent $\overline{\text { WE }}$ HIGH to LOW transition is not detected within $100 \mu \mathrm{~s}$, the internal automatic programming cycle will commence. There is no page write window limitation. Effectively the page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of $100 \mu \mathrm{~s}$.

## Write Operation Status Bits

The X28HC64 provides the user two write operation status bits. These can be used to optimize a system write cycle time. The status bits are mapped onto the I/O bus as shown in Figure 1.

Figure 1. Status Bit Assignment


## $\overline{\text { DATA }}$ Polling ( $1 / \mathrm{O}_{7}$ )

The X28HC64 features DATA Polling as a method to indicate to the host system that the byte write or page write cycle has completed. DATA Polling allows a simple bit test operation to determine the status of the X28HC64, eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on $1 / \mathrm{O}_{7}$ (i.e. write data $=0 x x x$ xxxx, read data $=1 x x x$ xxxx). Once the programming cycle is complete, $/ / \mathrm{O}_{7}$ will reflect true data.

## Toggle Bit $\left(1 / \mathrm{O}_{6}\right)$

The X28HC64 also provides another method for determining when the internal write cycle is complete. During the internal programming cycle $1 / \mathrm{O}_{6}$ will toggle from HIGH to LOW and LOW to HIGH on subsequent attempts to read the device. When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations.

## $\overline{\text { DATA }}$ POLLING I/O $\mathbf{O}_{7}$

Figure 2. $\overline{\text { DATA }}$ Polling Bus Sequence


Figure 3. $\overline{\text { DATA }}$ Polling Software Flow

$\overline{\text { DATA }}$ Polling can effectively reduce the time for writing to the X28HC64. The timing diagram in Figure 2 illustrates the sequence of events on the bus. The software flow diagram in Figure 3 illustrates one method of implementing the routine.

## THE TOGGLE BIT I/O $\mathbf{O}_{6}$

Figure 4. Toggle Bit Bus Sequence


Figure 5. Toggle Bit Software Flow


The Toggle Bit can eliminate the chore of saving and fetching the last address and data in order to implement DATA Polling. This can be especially helpful in an array comprised of multiple X28HC64 memories that is frequently updated. Toggle Bit Polling can also provide a method for status checking in multiprocessor applications. The timing diagram in Figure 4 illustrates the sequence of events on the bus. The software flow diagram in Figure 5 illustrates a method for polling the Toggle Bit.

## X28HC64

## HARDWARE DATA PROTECTION

The X28HC64 provides two hardware features that protect nonvolatile data from inadvertent writes.

- Default $\mathrm{V}_{\mathrm{CC}}$ Sense—All write functions are inhibited when $\mathrm{V}_{\mathrm{CC}}$ is 3 V typically.
- Write Inhibit—Holding either OE LOW, WE HIGH, or CE HIGH will prevent an inadvertent write cycle during power-up and power-down, maintaining data integrity.


## SOFTWARE DATA PROTECTION

The X28HC64 offers a software controlled data protection feature. The X28HC64 is shipped from Intersil with the software data protection NOT ENABLED; that is, the device will be in the standard operating mode. In this mode data should be protected during power-up/-down operations through the use of external circuits. The host would then have open read and write access of the device once $\mathrm{V}_{\mathrm{Cc}}$ was stable.

The X28HC64 can be automatically protected during power-up and power-down without the need for external circuits by employing the software data protection feature. The internal software data protection circuit is enabled after the first write operation utilizing the software algorithm. This circuit is nonvolatile and will remain set for the life of the device, unless the reset command is issued.

Once the software protection is enabled, the X 28 HC 64 is also protected from inadvertent and accidental writes in the powered-up state. That is, the software algorithm must be issued prior to writing additional data to the device.

## SOFTWARE ALGORITHM

Selecting the software data protection mode requires the host system to precede data write operations by a series of three write operations to three specific addresses. Refer to Figure 6 and 7 for the sequence. The three-byte sequence opens the page write window, enabling the host to write from one to sixty-four bytes of data. Once the page load cycle has been completed, the device will automatically be returned to the data protected state.

## X28HC64

## SOFTWARE DATA PROTECTION

Figure 6. Timing Sequence-Byte or Page Write


Figure 7. Write Sequence for Software

Data Protection


Regardless of whether the device has previously been protected or not, once the software data protection algorithm is used, the X28HC64 will automatically disable further writes unless another command is issued to deactivate it. If no further commands are issued the X28HC64 will be write protected during power-down and after any subsequent power-up.

Note: Once initiated, the sequence of write operations should not be interrupted.

## X28HC64

## RESETTING SOFTWARE DATA PROTECTION

Figure 8. Reset Software Data Protection Timing Sequence


Figure 9. Software Sequence to Deactivate Software Data Protection


In the event the user wants to deactivate the software data protection feature for testing or reprogramming in an EEPROM programmer, the following six step algorithm will reset the internal protection circuit. After ${ }_{\mathrm{w}} \mathrm{w}$, the X28HC64 will be in standard operating mode.
Note: Once initiated, the sequence of write operations should not be interrupted.

## X28HC64

## SYSTEM CONSIDERATIONS

Because the X28HC64 is frequently used in large memory arrays, it is provided with a two-line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation, and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit, it is recommended that $\overline{\mathrm{CE}}$ be decoded from the address bus, and be used as the primary device selection input. Both OE and WE would then be common among all devices in the array. For a read operation, this assures that all deselected devices are in their standby mode, and that only the selected device(s) is/are outputting data on the bus.

## Normalized $\mathrm{I}_{\mathrm{Cc}}(\mathrm{RD})$ by Temperature Over Frequency



Because the X28HC64 has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling CE will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a $0.1 \mu \mathrm{~F}$ high frequency ceramic capacitor be used between $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{SS}}$ at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a $4.7 \mu \mathrm{~F}$ electrolytic bulk capacitor be placed between $\mathrm{V}_{\mathrm{CC}}$ and $\mathrm{V}_{\mathrm{SS}}$ for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.

Normalized $\mathrm{I}_{\mathrm{Cc}}$ (RD) @ 25\% Over the $\mathrm{V}_{\mathrm{Cc}}$ Range and Frequency


## X28HC64

## ABSOLUTE MAXIMUM RATINGS

Temperature under bias

X28HC64 $\qquad$ $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
X28HC64I, X28HC64M.................. $65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$
Storage temperature ......................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage on any pin with
respect to $\mathrm{V}_{\mathrm{SS}}$ $\qquad$ -1 V to +7 V
D.C. output current $\qquad$ 5 mA
Lead temperature
(soldering, 10 seconds)................................. $300^{\circ} \mathrm{C}$

## COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those indicated in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Supply Voltage | Limits |
| :---: | :---: |
| X 28 HC 64 | $5 \mathrm{~V} \pm 10 \%$ |

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{(1)}$ | Max. |  |  |
| $I_{\text {cc }}$ | $\mathrm{V}_{\mathrm{CC}}$ current (active) <br> (TTL inputs) |  | 15 | 40 | mA | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{WE}}=\mathrm{V}_{\mathrm{IH}}$, All I/O's $=$ open, address inputs = TTL levels @ $f=10 \mathrm{MHz}$ |
| ${ }^{\text {SB1 }}$ | $\mathrm{V}_{\text {CC }}$ current (standby) <br> (TTL inputs) |  | 1 | 2 | mA | $\begin{aligned} & \overline{\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{II}} \text { All I/O's }=\text { open, }} \\ & \text { other inputs }=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ |
| $\mathrm{I}_{\text {SB2 }}$ | $\mathrm{V}_{\mathrm{CC}}$ current (standby) <br> (CMOS inputs) |  | 100 | 200 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \overline{\mathrm{OE}}=\mathrm{GND}, \mathrm{All} / \mathrm{O} \text { 's }=\text { open, } \\ & \text { other inputs }=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \end{aligned}$ |
| $\mathrm{ILI}^{\text {l }}$ | Input leakage current |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{CC}}$ |
| lo | Output leakage current |  |  | $\pm 10$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}, \overline{\mathrm{CE}}=\mathrm{V}_{\text {IH }}$ |
| $\mathrm{V}_{\mathrm{IL}}{ }^{(2)}$ | Input LOW voltage | -1 |  | 0.8 | V |  |
| $\mathrm{V}_{1 \mathrm{H}^{(2)}}$ | Input HIGH voltage | 2 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output LOW voltage |  |  | 0.4 | V | $\mathrm{I}_{\text {OL }}=5 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-5 \mathrm{~mA}$ |

Notes: (1) Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage
(2) $\mathrm{V}_{\mathrm{IL}}$ min. and $\mathrm{V}_{\mathrm{IH}}$ max. are for reference only and are not tested.

ENDURANCE AND DATA RETENTION

| Parameter | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: |
| Minimum endurance | 100,000 |  | Cycles |
| Data retention | 100 |  | Years |

## POWER-UP TIMING

| Symbol | Parameter | Typ. $\mathbf{1 )}^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {PUR }}{ }^{(3)}$ | Power-up to read operation | 100 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {PUW }}{ }^{(3)}$ | Power-up to write operation | 5 | ms |

CAPACITANCE $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$

| Symbol | Parameter | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{/ / \mathrm{O}}{ }^{(3)}$ | Input/output capacitance | 10 | pF | $\mathrm{V}_{I / \mathrm{O}}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{IN}^{(3)}}$ | Input capacitance | 6 | pF | $\mathrm{V}_{I \mathrm{~N}}=0 \mathrm{~V}$ |

## A.C. CONDITIONS OF TEST

| Input pulse levels | 0 V to 3 V |
| :--- | :--- |
| Input rise and fall times | 5 ns |
| Input and output timing levels | 1.5 V |

## MODE SELECTION

| $\mathbf{C E}$ | $\overline{\mathbf{O E}}$ | $\overline{\mathbf{W E}}$ | Mode | I/O | Power |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | H | Read | $\mathrm{D}_{\text {OUT }}$ | Active |
| L | H | L | Write | $\mathrm{D}_{\text {IN }}$ | Active |
| H | X | X | Standby and <br> write inhibit | High Z | Standby |
| X | L | X | Write inhibit | - | - |
| X | X | H | Write inhibit | - | - |

Note: (3) This parameter is periodically sampled and not $100 \%$ tested.

## EQUIVALENT A.C. LOAD CIRCUITS

## SYMBOL TABLE

| WAVEFORM | INPUTS | OUTPUTS |
| :---: | :---: | :---: |
|  | Must be steady | Will be steady |
|  | May change from LOW to HIGH | Will change from LOW to HIGH |
| $\pi /$ | May change from HIGH to LOW | Will change from HIGH to LOW |
| $x \times x$ | Don't Care: Changes Allowed | Changing: <br> State Not <br> Known |
|  | N/A | Center Line is High Impedance |

## X28HC64

A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

## Read Cycle Limits

| Symbol | Parameter | X28HC64-70$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | $\begin{gathered} \text { X28HC64-90 } \\ \hline-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{gathered} \text { X28HC64-12 } \\ \hline-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read cycle time | 70 |  | 90 |  | 120 |  | ns |
| ${ }_{\text {t }}^{\text {CE }}$ | Chip enable access time |  | 70 |  | 90 |  | 120 | ns |
| $t_{\text {AA }}$ | Address access time |  | 70 |  | 90 |  | 120 | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output enable access time |  | 35 |  | 40 |  | 50 | ns |
| $\mathrm{t}_{\mathrm{Lz}}{ }^{(4)}$ | $\overline{\text { CE }}$ LOW to active output | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{OLz}}{ }^{(4)}$ | $\overline{\text { OE LOW }}$ to active output | 0 |  | 0 |  | 0 |  | ns |
| $t_{H Z}{ }^{(4)}$ | $\overline{\text { CE }}$ HIGH to high $Z$ output |  | 30 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{OHZ}}{ }^{(4)}$ |  |  | 30 |  | 30 |  | 30 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output hold from address change | 0 |  | 0 |  | 0 |  | ns |

## Read Cycle



Note: (4) $t_{L Z}$ min., $t_{H Z}, t_{O L Z}$ min., and $t_{O H Z}$ are periodically sampled and not $100 \%$ tested. $t_{H Z}$ max. and $t_{O H Z}$ max. are measured from the point when $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ return HIGH (whichever occurs first) to the time when the outputs are no longer driven.

WRITE CYCLE LIMITS

| Symbol | Parameter | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{W C}{ }^{(5)}$ | Write cycle time |  | 2 | 5 | ms |
| $t_{\text {AS }}$ | Address setup time | 0 |  |  | ns |
| $\mathrm{t}_{\text {AH }}$ | Address hold time | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{CS}}$ | Write setup time | 0 |  |  | ns |
| ${ }^{\text {t }}$ CH | Write hold time | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{CW}}$ | $\overline{\mathrm{CE}}$ pulse width | 50 |  |  | ns |
| toes | $\overline{\mathrm{OE}}$ High setup time | 0 |  |  | ns |
| $\mathrm{t}_{\text {OEH }}$ | $\overline{\text { OE High hold time }}$ | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{WP}}$ | $\overline{\text { WE pulse width }}$ | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{WPH}}{ }^{(6)}$ | $\overline{\text { WE HIGH recovery }}$ | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{DV}}{ }^{(6)}$ | Data valid |  |  | 1 | $\mu \mathrm{s}$ |
| $t_{\text {DS }}$ | Data setup | 50 |  |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data hold | 0 |  |  | ns |
| $\mathrm{t}_{\text {DW }}{ }^{(6)}$ | Delay to next write | 10 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {BLC }}$ | Byte load cycle | 0.15 |  | 100 | $\mu \mathrm{s}$ |

## WE Controlled Write Cycle



Notes: (5) $t_{W C}$ is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.
(6) $\mathrm{t}_{\text {WPH }}$ and $\mathrm{t}_{\mathrm{DW}}$ are periodically sampled and not $100 \%$ tested.

## $\overline{\text { CE }}$ CONTROLLED WRITE CYCLE



## Page Write Cycle

 writes to an unknown address could occur.

Notes: (7) Between successive byte writes within a page write operation, $\overline{\mathrm{OE}}$ can be strobed LOW: e.g. this can be done with $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ HIGH to fetch data from another memory device within the system for the next write; or with $\overline{W E}$ HIGH and $\overline{\text { CE LOW effectively performing a }}$ polling operation.
(8) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ controlled write cycle timing.
$\overline{\text { DATA }}$ Polling Timing Diagram ${ }^{(9)}$


## Toggle Bit Timing Diagram ${ }^{(9)}$



* $\mathrm{I} / \mathrm{O}_{6}$ beginning and ending state will vary, depending upon actual $\mathrm{t}_{\mathrm{wc}}$.

Note: (9) Polling operations are by definition read cycles and are therefore subject to read cycle timings.

## Ordering Information



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

