#### 查询SN54AHC16540供应商

### 捷多邦,专业PSN54AHC16540013N74AHC16540 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS331F - MARCH 1996 - REVISED JANUARY 2000

SN54AHC16540 ... WD PACKAGE

SN74AHC16540 . . . DGG, DGV, OR DL PACKAGE

- Members of the Texas Instruments Widebus<sup>™</sup> Family
- *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

These 16-bit buffers and bus drivers provide a high-performance bus interface for wide data paths.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable  $(\overline{OE1} \text{ or } \overline{OE2})$  input is high, all corresponding outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, OE should be tied to V <sub>CC</sub> through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHC16540 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC16540 is characterized for operation from –40°C to 85°C.

	FUNCTION TABLE (each 8-bit buffer/driver)											
		INPUTS		OUTPUT								
	OE1	OE2	Α	Y								
	L	L	L	Н								
	L	L	Н	L								
	Н	Х	Х	Z								
1	Х	Н	Х	Z								

5

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Cand Widebus are trademarks of Texas Instruments Incorporated.



(TOP VIEW)									
10E1		48	10E2						
1Y1			1A1						
1Y2			1A1						
GND			GND						
1Y3									
1Y4			1A3 1A4						
		40	V <sub>CC</sub>						
V <sub>CC</sub> [ 1Y5 [		42 41	I VCC 1A5						
1Y5L 1Y6L			1 1 A 5 1 A 6						
1Y7 [			1A7						
1Y8			1A8						
2Y1	and the second se		2A1						
2Y2	the second se	35							
GND		34	GND						
2Y3			2A3						
2Y4 [			2A4						
V <sub>CC</sub>		31	] v <sub>cc</sub>						
2Y5 [			2A5						
2Y6 🛛			2A6						
gnd [			GND						
2Y7 🛛			2A7						
2Y8			2A8						
20E1	24	25	20E2						
1000	and We	100	Dr.						


#### SN54AHC16540, SN74AHC16540 **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS SCLS331F - MARCH 1996 - REVISED JANUARY 2000

## logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)







**To Seven Other Channels** 



SCLS331F – MARCH 1996 – REVISED JANUARY 2000

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

	$\begin{array}{ccc} -0.5 \ V \ to \ 7 \ V \\ -0.5 \ V \ to \ V_{CC} + 0.5 \ V \\ -20 \ mA \\ \pm 20 \ mA \\ \pm 25 \ mA \\ \pm 75 \ mA \end{array}$
Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

## recommended operating conditions (see Note 3)

			SN54AH	SN54AHC16540		SN74AHC16540		
			MIN	MAX	MIN	MAX	UNIT	
VCC	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
VIH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85		3.85			
		V <sub>CC</sub> = 2 V		0.5		0.5		
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65		
VI	Input voltage	·	0	5.5	0	5.5	V	
VO	Output voltage		.Ó	Vcc	0	Vcc	V	
		V <sub>CC</sub> = 2 V	20	-50		-50	μΑ	
ЮН	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	240	-4		-4	A	
		$V_{CC} = 5 V \pm 0.5 V$	~	-8		-8	mA	
		V <sub>CC</sub> = 2 V		50		50	μΑ	
IOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4			A	
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA	
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100		
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V	
Тд	Operating free-air temperature	-	-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



#### SN54AHC16540, SN74AHC16540 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS331F – MARCH 1996 – REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vee	T,	<sub>4</sub> = 25°C	;	SN54AHC	C16540	SN74AH0	C16540	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
VOH		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8	6	3.8		
		2 V			0.1		0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1		0.1		0.1	
VOL		4.5 V			0.1	~	0.1		0.1	V
	I <sub>OL</sub> = 4 mA	3 V			0.36	50	0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36	20	0.5		0.44	
lį	$V_{I} = V_{CC}$ or GND	0 V to 5.5 V			±0.1	40	±1*		±1	μΑ
loz	$V_{O} = V_{CC}$ or GND, VI (OE) = VIL or VIH	5.5 V			±0.25		±2.5		±2.5	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		40		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		2	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		3						pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0$  V.

## switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Т	ן = 25°0	)	SN54AH	C16540	SN74AHC	16540	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 15 pF		4.8**	8.4**	1**	10**	1	10	ns	
<sup>t</sup> PHL		T	CL = 15 pr		4.8**	8.4**	1**	10**	1	10	115	
<sup>t</sup> PZH	OE	Y	C <sub>I</sub> = 15 pF		6.8**	10.6**	1**	12.5**	1	12.5	ns	
<sup>t</sup> PZL	OE		0L = 13 pr		6.8**	10.6**	1**	12.5**	1	12.5	115	
<sup>t</sup> PHZ	OE	~	Y	C <sub>I</sub> = 15 pF		6.8**	11.5**	1**	12.5**	1	12.5	ns
<sup>t</sup> PLZ			CL = 15 pr		6.8**	11.5**	1**	12.5**	1	12.5	115	
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 50 pF		7.7	11	1	12.5	1	12.5	ns	
<sup>t</sup> PHL	A		CL = 30 pr		7.3	11	20	12.5	1	12.5	115	
<sup>t</sup> PZH	6	Y	C <sub>I</sub> = 50 pF		9.7	14.1	0 1	16	1	16	ns	
<sup>t</sup> PZL	OE	T	CL = 50 pr		7.1	14.1	<b>Q</b> 1	16	1	16	115	
<sup>t</sup> PHZ	OE	Y	$C_{1} = 50 \text{ pF}$		9.4	14	1	16	1	16	ns	
<sup>t</sup> PLZ		r	C <sub>L</sub> = 50 pF		9.7	14	1	16	1	16	ns	
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1.5***				1.5	ns	

\*\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.



# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

00	· ·		73	0	,										
DADAMETED	FROM	то	LOAD	Тд	<b>√</b> = 25°C	;	SN54AH0	C16540	SN74AHC	16540	UNIT				
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT				
<sup>t</sup> PLH	А	Y	0. 45 pF		3.7*	6*	1*	7*	1	7					
<sup>t</sup> PHL	A	ř	C <sub>L</sub> = 15 pF		3.7*	6*	1*	7*	1	7	ns				
<sup>t</sup> PZH	OE	Y	C <sub>I</sub> = 15 pF		4.7*	7.3*	1*	8.5*	1	8.5	20				
<sup>t</sup> PZL	ÛE	Т	CL = 15 pr		4.7*	7.3*	1*	8.5*	1	8.5	ns				
<sup>t</sup> PHZ	OE	Y	C <sub>I</sub> = 15 pF		4.5*	7.2*	1*	8.5*	1	8.5	ns				
<sup>t</sup> PLZ		I	CL = 15 pr		4.5*	7.2*	1* <	8.5*	1	8.5	115				
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 50 pF		5.2	8	1	9	1	8.5	ns				
<sup>t</sup> PHL	A	A	A	~	~		CL = 50 pr		5.2	8	20	9	1	8.5	113
<sup>t</sup> PZH		Y	C <sub>I</sub> = 50 pF		6.2	9.3	0 1	10.5	1	10.5	ns				
<sup>t</sup> PZL	OE	I	CL = 30 pr		6.2	9.3	<b>Q</b> 1	10.5	1	10.5	115				
<sup>t</sup> PHZ	OE	Y	C <sub>1</sub> = 50 pF		6	9.2	1	10.5	1	10.5	ns				
<sup>t</sup> PLZ		Ĩ	CL = 50 pr		6	9.2	1	10.5	1	10.5	115				
<sup>t</sup> sk(o)			CL = 50 pF			1**				1	ns				

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

## noise characteristics, $V_{CC}$ = 5 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 4)

	PARAMETER		SN74AHC16540			
		MIN	TYP	MAX	UNIT	
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.6		V	
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.3		V	
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>		4.7		V	
VIH(D)	High-level dynamic input voltage	3.5			V	
VIL(D)	Low-level dynamic input voltage			1.5	V	

NOTE 4: Characteristics are for surface-mount packages only.


## operating characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER		TEST CO	ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	13	pF



## SN54AHC16540, SN74AHC16540 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS331F – MARCH 1996 – REVISED JANUARY 2000



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated