#### 查询SN54AHC16541供应商

### 捷多邦,专业PSN54AHC16541加多N74AHC16541 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS332F – MARCH 1996 – REVISED JANUARY 2000

SN

- Members of the Texas Instruments Widebus<sup>™</sup> Family
- *EPIC*<sup>™</sup> (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- Distributed V<sub>CC</sub> and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

#### description

The 'AHC16541 devices are noninverting 16-bit buffers composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable (10E1 and 10E2 or 20E1 and 20E2) inputs must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

74AHC16541		WD PACKAGE DGV, OR DL PACKAGE EW)
10E1 1Y1 1Y2 GND 1Y3 1Y4 V <sub>CC</sub> 1Y5 1Y6 GND 1Y7 1Y8 2Y1 2Y2 GND 2Y3 2Y4 V <sub>CC</sub> 2Y5 2Y6 GND 2Y7 2Y8 2Y7 2Y8 2V7	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	48 1OE2   47 1A1   46 1A2   45 GND   44 1A3   43 1A4   42 VCC   41 1A5   40 1A6   39 GND   38 1A7   37 1A8   36 2A1   37 2A2   34 GND   33 2A3   32 2A4   31 VCC   30 2A5   29 2A6   28 GND   27 2A7   26 2A8   25 2OE2
34 5 . OPT 1	-	ad

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54AHC16541 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74AHC16541 is characterized for operation from –40°C to 85°C.

(each 8-bit buffer/driver)									
	INPUTS								
OE1	OE2	Α	Y						
L	L	L	L						
L	L	н	н						
н	Х	Х	Z						
Х	Н	Х	Z						

**FUNCTION TABLE** 



52

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Cand Widebus are trademarks of Texas Instruments Incorporated



# SN54AHC16541, SN74AHC16541 **16-BIT BUFFERS/DRIVERS** WITH 3-STATE OUTPUTS

SCLS332F - MARCH 1996 - REVISED JANUARY 2000

## logic symbol<sup>†</sup>



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# logic diagram (positive logic)



**To Seven Other Channels** 



**To Seven Other Channels** 



SCLS332F – MARCH 1996 – REVISED JANUARY 2000

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

	–0.5 V to DGG package DGV package	-0.5 V to 7 V V <sub>CC</sub> + 0.5 V 20 mA ±20 mA ±25 mA ±75 mA 70°C/W 58°C/W
Storage temperature range, T <sub>stg</sub>	DL package6	
- 3		

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

#### recommended operating conditions (see Note 3)

			SN54AH	C16541	SN74AH0	C16541	UNIT	
			MIN	MAX	MIN	MIN MAX		
VCC	Supply voltage		2	5.5	2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5		1.5			
VIH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		V	
		V <sub>CC</sub> = 5.5 V	3.85		3.85			
		V <sub>CC</sub> = 2 V		0.5		0.5		
VIL	Low-level input voltage	V <sub>CC</sub> = 3 V		0.9		0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		1.65	5	
VI	Input voltage	·	0	5.5	0	5.5	V	
VO	Output voltage		0	Vcc	0	Vcc	V	
		V <sub>CC</sub> = 2 V	20	-50		-50	μΑ	
ЮН	High-level output current	$V_{CC} = 3.3 V \pm 0.3 V$	8	-4		-4		
		$V_{CC} = 5 V \pm 0.5 V$	- <b>R</b>	-8		-8	mA	
		V <sub>CC</sub> = 2 V		50		50	μΑ	
IOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4		
		$V_{CC} = 5 V \pm 0.5 V$		8		8	mA	
/ .		V <sub>CC</sub> = 3.3 V ± 0.3 V		100		100		
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20		20	ns/V	
ТА	Operating free-air temperature	•	-55	125	-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



#### SN54AHC16541, SN74AHC16541 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCLS332F – MARCH 1996 – REVISED JANUARY 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEST CONDITIONS	N	T <sub>A</sub> = 25°C			SN54AH0	C16541	SN74AH0		
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		1.9		
	I <sub>OH</sub> = -50 μA	3 V	2.9	3		2.9		2.9		
Vон		4.5 V	4.4	4.5		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		
	I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8	M	3.8		
		2 V			0.1		\$0.1		0.1	
	I <sub>OL</sub> = 50 μA	3 V			0.1	ć	0.1		0.1	
VOL		4.5 V			0.1	6	0.1		0.1	V
	$I_{OL} = 4 \text{ mA}$	3 V			0.36	20	0.5		0.44	
	I <sub>OL</sub> = 8 mA	4.5 V			0.36	80	0.5		0.44	
lj	$V_{I} = V_{CC}$ or GND	0 V to 5.5 V			±0.1	Q	±1*		±1	μA
I <sub>OZ</sub>	$V_{O} = V_{CC} \text{ or GND},$ $V_{I} (OE) = V_{IL} \text{ or } V_{IH}$	5.5 V			±0.25		±2.5		±2.5	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			4		40		40	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		2	10				10	pF
Co	$V_{O} = V_{CC}$ or GND	5 V		3						pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested at  $V_{CC} = 0$  V.

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	Т	ן = 25°	C	SN54AH	C16541	SN74AHC	C16541	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 15 pF		5**	8.4**	1**	10**	1	10	ns	
<sup>t</sup> PHL	A	T	CL = 15 pr		5**	8.4**	1**	10**	1	10	115	
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 15 pF		6**	10.6**	1**	12.5**	1	12.5	20	
<sup>t</sup> PZL	ÛE	T	CL = 15 pr		6**	10.6**	1**	12.5**	1	12.5	12.5 ns	
<sup>t</sup> PHZ	OE	Y	C <sub>I</sub> = 15 pF		7**	11.5**	1**	12.5**	1	12.5	ns	
t <sub>PLZ</sub>	ÛE	I	0 <u>[</u> = 15 pi		7**	11.5**	1**	12.5**	1	12.5	115	
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 50 pF		7.5	11.9	A.	13.5	1	13.5	ns	
<sup>t</sup> PHL		~	I	CL = 30 pr		7.5	11.9	32	13.5	1	13.5	115
<sup>t</sup> PZH	OE	Y	C <sub>L</sub> = 50 pF		8	14.1	0 1	16	1	16	20	
tPZL	ÛE	I	CL = 30 pr		8	14.1	<b>Q</b> 1	16	1	16	ns	
<sup>t</sup> PHZ	OE	Y	C <sub>L</sub> = 50 pF		9	14	1	16	1	16	ns	
t <sub>PLZ</sub>		ſ	CL = 50 pr		9	14	1	16	1	16	115	
<sup>t</sup> sk(o)			C <sub>L</sub> = 50 pF			1.5***				1.5	ns	

\*\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.



# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то	LOAD	Τį	λ = 25°C	;	SN54AH0	C16541	SN74AH0	216541	LINUT					
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT					
<sup>t</sup> PLH	А	Y	C <sub>I</sub> = 15 pF		3.5*	6*	1*	7*	1	6.5	ns					
<sup>t</sup> PHL	~	Ĭ	CL = 15 pr		3.5*	6*	1*	7*	1	6.5	115					
<sup>t</sup> PZH	OE	Y	C <sub>I</sub> = 15 pF		4.7*	7.3*	1*	8.5*	1	8.5	ns					
<sup>t</sup> PZL	OE	I	CL = 13 pr		4.7*	7.3*	1*	8.5*	1	8.5	115					
<sup>t</sup> PHZ	OE	Y	C <sub>I</sub> = 15 pF		5*	7.2*	1*	8.5*	1	8.5	ns					
<sup>t</sup> PLZ	ÛE	I	CL = 15 pr		5*	7.2*	1* 4	8.5*	1	8.5	115					
<sup>t</sup> PLH	А	Y	$C_{1} = 50  pF$		5	8	1	9	1	8.5	ns					
<sup>t</sup> PHL	A	~	~	A	~	~	I	CL = 30 pr		5	8	20	9	1	8.5	113
<sup>t</sup> PZH	OE	Y	$C_{1} = 50 \text{ pc}$		6.2	9.3	0 1	10.5	1	10.5	ns					
<sup>t</sup> PZL	ÛE	T	C <sub>L</sub> = 50 pF		6.2	9.3	<b>Q</b> 1	10.5	1	10.5	115					
<sup>t</sup> PHZ	OE	Y	C <sub>I</sub> = 50 pF		6	9.2	1	10.5	1	10.5	ns					
<sup>t</sup> PLZ		ſ	CL = 50 pF		6	9.2	1	10.5	1	10.5	115					
<sup>t</sup> sk(o)			CL = 50 pF			1**				1	ns					

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

\*\* On products compliant to MIL-PRF-38535, this parameter does not apply.

# noise characteristics, $V_{CC}$ = 5 V, $C_L$ = 50 pF, $T_A$ = 25°C (see Note 4)

	PARAMETER				UNIT
		MIN   TYP   MAX     0.7   -0.3   -0.3		UNIT	
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.7		V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.3		V
VOH(V)	Quiet output, minimum dynamic V <sub>OH</sub>		4.7		V
VIH(D)	High-level dynamic input voltage	3.5			V
VIL(D)	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are for surface-mount packages only.

## operating characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

	PARAMETER		ONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load,	f = 1 MHz	12	pF



# SN54AHC16541, SN74AHC16541 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS332F – MARCH 1996 – REVISED JANUARY 2000



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated